Supercharge Your Innovation With Domain-Expert AI Agents!

Silicon carbide epitaxial wafer, silicon carbide insulated gate bipolar transistor, and method of manufacturing the same

A technology of bipolar transistors and epitaxial wafers, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as increased production efficiency costs, increased resistance of epitaxial wafers, and decreased yields, and achieves suppression The effect of stacking faults

Active Publication Date: 2018-11-13
FUJI ELECTRIC CO LTD
View PDF6 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the formation of a thick buffer layer is not ideal because it leads to an increase in cost due to a decrease in the throughput of epitaxial growth, a decrease in yield due to an increase in defect density, and an increase in the resistance of the epitaxial wafer.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Silicon carbide epitaxial wafer, silicon carbide insulated gate bipolar transistor, and method of manufacturing the same
  • Silicon carbide epitaxial wafer, silicon carbide insulated gate bipolar transistor, and method of manufacturing the same
  • Silicon carbide epitaxial wafer, silicon carbide insulated gate bipolar transistor, and method of manufacturing the same

Examples

Experimental program
Comparison scheme
Effect test

no. 1 approach -

[0031]

[0032] refer to figure 1 A silicon carbide insulated gate bipolar transistor (hereinafter also referred to as "first SiC-IGBT") according to the first embodiment will be described. The first SiC-IGBT has a p-type buffer layer 2 doped with Al and B, an n-type field stop layer 3 disposed on the p-type buffer layer 2, and an n-type field stop layer disposed on the n-type field stop layer 3. - Type pressure sustaining layer 4.

[0033] In the n-type field stop layer 3, for example with ratio n - Nitrogen (N) is added to the impurity concentration (hereinafter also simply referred to as "concentration") of the type breakdown voltage sustaining layer 4 at a high concentration. in n - type withstand voltage sustaining layer 4, for example with about 1×10 15 cm -3 N is added below. Determine n appropriately according to the specified withstand voltage - The thickness of the type withstand voltage maintaining layer 4. For example, if the withstand voltage of the fir...

Embodiment 1

[0075] Next, Example 1 using the first SiC-IGBT manufacturing method will be specifically described. First, for an n that is biased by 4° in the direction + The Si surface of the substrate formed by type 4H-SiC is subjected to CMP, and the diameter 350µm thick n- + Type Substrate 1. Then, the produced n + The substrate 1 is transported to the epitaxial growth device.

[0076] Then, in an environment with a temperature of about 1640°C and a pressure of about 4kPa, as a raw material gas, the 3 / s (40slm) flow into hydrogen (H 2 ), with about 0.1014Pa·m 3 / s (60sccm) flow into monosilane (SiH 4 ). Alternatively, with approximately 3.38 x 10 -2 Pa·m 3 / s (20sccm) flow into propane (C 3 h 8 ), with about 6.76Pa·m 3 / s (0.04sccm) flow into TMA and about 3.38×10 -7 Pa·m 3 / s(2×10 -4 sccm) flow into TEB. Then, the epitaxial growth of the single crystal layer of SiC is carried out for about 2 hours, and the + The p-type buffer layer 2 is formed on the Si surface side...

no. 2 approach -

[0088] [Silicon carbide epitaxial wafer]

[0089] use Figure 7 A silicon carbide epitaxial wafer (hereinafter referred to as "second SiC epitaxial wafer") for a silicon carbide insulated gate bipolar transistor according to the second embodiment will be described. The second SiC epitaxial wafer (1, 20, 2a, 3, 4) has SiC n + type substrate 1 and set the n + region 2a for the p-type buffer layer on the substrate 1.

[0090] The region 2a for the p-type buffer layer has a region for the collector, and the region for the collector has a thickness t1 of 5 μm or more and 20 μm or less, in the form of 5×10 17 cm -3 Above and 5×10 18 cm -3 Al is added at the following concentration, and at 2×10 16 cm -3 More than and less than 5×10 17 cm -3 Concentrations added with B. The second SiC epitaxial wafer (1, 20, 2a, 3, 4) is also Figure 4 The shown first SiC epitaxial wafers ( 1 , 2 a , 3 , 4 ) similarly use boron added to the buffer layer to promote the capture and eliminati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a silicon carbide epitaxial wafer which can effectively prevent the occurrence of stacking faults that are expanded due to excessive electrons injected in the vicinity of a collector electrode during forward operation of an IGBT using a self-supporting epitaxial film. The SiC-IGBT includes a p-type collector layer, an n--type voltage-blocking-layer provided on the collectorlayer, p-type base regions provided on the n--type voltage-blocking-layer, n+-type emitter regions provided in an upper portion of the p-type base region, a gate insulating film provided in an upper portion of the voltage-blocking-layer, and a gate electrode provided on the gate insulating film. The p-type buffer layer has thickness of five micrometers or more and 20 micrometers or less and is doped with Al at impurity concentration of 5*1017 cm-3 or more and 5*1018 cm-3 or less and doped with B at impurity concentration of 2*1016 cm-3 or more and less than 5*1017 cm-3.

Description

technical field [0001] The present invention relates to a silicon carbide (SiC) insulated gate bipolar transistor (IGBT), an epitaxial wafer for the SiC-IGBT, a method for manufacturing the epitaxial wafer, and a method for manufacturing the SiC-IGBT. Background technique [0002] In an epitaxial wafer obtained by epitaxially growing SiC on a SiC substrate, many crystal defects and dislocations are present, and these are considered to adversely affect the characteristics of the SiC semiconductor device. In particular, when making a semiconductor device perform bipolar operation, the basal plane dislocation (BPD) in the epitaxial growth layer expands into a stacking fault (SF), making it difficult for current to flow, thereby lowering the on-voltage of the semiconductor device. rise, and become the cause of "bipolar deterioration". [0003] BPD is hundreds to thousands / cm 2 The density exists in the substrate. Many of these BPDs are transformed into threading edge dislocat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/20H01L29/739H01L29/06H01L21/331
CPCH01L21/20H01L29/06H01L29/66234H01L29/739H01L21/02378H01L21/02433H01L21/02447H01L21/02529H01L21/0262H01L21/02579H01L29/1608H01L29/7395H01L29/1095H01L29/66068H01L29/36
Inventor 俵武志土田秀一村田晃一
Owner FUJI ELECTRIC CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More