Unlock instant, AI-driven research and patent intelligence for your innovation.

Forming method of semiconductor device

A technology for semiconductors and devices, applied in the field of semiconductor preparation, can solve the problems of reduced device yield, circuit short circuit, and generation of holes, etc.

Active Publication Date: 2019-11-15
WUHAN XINXIN SEMICON MFG CO LTD
View PDF12 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] With the shrinking of the size of semiconductor devices, the distance between two adjacent gate structures of floating gate memory devices is very small, resulting in a large aspect ratio of the opening formed between two adjacent gate structures. layer can better fill the openings formed between two adjacent gate structures, usually it is necessary to use a high-density plasma chemical vapor deposition process to form the dielectric layer, and, in order to meet a larger aspect ratio (for example, greater than 3) Filling requirements, the power of the high-density plasma chemical vapor deposition process is also gradually increasing, causing the high-density plasma chemical vapor deposition process to produce high-density, high-energy charged plasma bombardment of nitrogen during the filling process On the surface of the silicon oxide layer, these charged plasmas can pass through the silicon oxynitride layer and the control gate layer and floating gate layer of the gate structure, causing irreversible damage to the gate oxide layer, resulting in problems with the reliability of the device
However, if the power of the high-density plasma chemical vapor deposition process is reduced, its filling ability will be affected, so that holes will be generated in the dielectric layer, and subsequently contact holes will be formed to connect the source / drain / gate, due to the The holes in the dielectric layer are prone to dielectric breakdown, which may lead to the connection between the contact holes, forming a short circuit of the circuit, resulting in a decrease in device yield

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Forming method of semiconductor device
  • Forming method of semiconductor device
  • Forming method of semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The specific implementation manner of the present invention will be described in more detail below with reference to schematic diagrams. The advantages and features of the present invention will be more apparent from the following description. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.

[0030] Such as figure 2 As shown, the present invention provides a method for forming a semiconductor device, comprising:

[0031] Step S1: placing a substrate in the reaction chamber;

[0032] Step S2: introducing a reaction gas into the reaction chamber to form a silicon oxynitride layer on the substrate;

[0033] Step S3: After the silicon oxynitride layer meets the control requirement, stop feeding the reaction gas, so that the charge density on the surface of the silicon oxynitride layer is greater than a ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a forming method of a semiconductor device, which includes the following steps: a substrate is placed in a reaction cavity; reaction gases are introduced into the reaction cavity to generate a silicon oxynitride layer on the substrate; and the introduction of the reaction gases is stopped immediately after the silicon oxynitride layer meets the control requirements, and thereaction cavity is not cleaned, so as to make the density of charges on the surface of the silicon oxynitride layer greater than a set value and to neutralize a high-density and high-energy plasma generated when a dielectric layer is formed by a subsequent high-density plasma chemical vapor deposition process as much as possible. Therefore, the ability of the silicon oxynitride layer to resist theplasma is enhanced, and the damage of the plasma can be reduced.

Description

technical field [0001] The invention relates to the technical field of semiconductor preparation, in particular to a method for forming a semiconductor device. Background technique [0002] Storage devices are devices used to store a large amount of digital information. In recent years, the advancement of process technology and market demand have spawned more and more high-density storage devices of various types. Among them, non-volatile memory devices (Non-volatile memory, NVM ) can still maintain data information when the system is turned off or there is no power supply. The floating gate memory device is a kind of non-volatile memory. Data information can still be maintained under the circumstances, so it is widely used in various commercial and military electronic devices and equipment. [0003] The steps of forming a floating gate memory device generally include: providing a substrate in which a source / drain is formed, and a gate structure is formed on the substrate, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/02H01L21/67H01L27/11521H10B41/30
CPCH01L21/0214H01L21/02271H01L21/67253H10B41/30
Inventor 黄胜男曹开玮李赟
Owner WUHAN XINXIN SEMICON MFG CO LTD