Hardware programmable heterogeneous multi-core system-on-chip

A heterogeneous multi-core, system-on-chip technology, applied in digital computer components, general-purpose stored program computers, architectures with a single central processing unit, etc., can solve poor application adaptability, inconvenient DSP multi-core expansion, inconvenient DSP multi-core flexibility Scheduling and other issues to achieve structural balance, improve flexibility, and wide application
CN111506540AActive Publication Date: 2020-08-0758TH RES INST OF CETC
9 Cites 6 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Applications(China)
Current Assignee / Owner
58TH RES INST OF CETC
Publication Date
2020-08-07

Smart Images

  • Figure 1
    Figure 1
Patent Text Reader

Abstract

The invention discloses a hardware programmable heterogeneous multi-core system-on-chip, and belongs to the technical field of integrated circuits. According to the system-on-chip, a multi-core DSP, amulti-core MPU, a GPU, an FPGA and a plurality of IP components are organically combined together through an on-chip high-speed bus interconnection network to form a hardware-programmable and processor-multi-core heterogeneous system-on-chip chip, and the specialty of each heterogeneous core is brought into full play. Through an area formed by the multi-core DSP and the FPGA, services such as high-throughput-rate data preprocessing, dense data operation and a bottom-layer algorithm are realized; and an area formed by the multi-core MPU, the GPU and the FPGA accelerator is used for achieving services such as a user interface, a high-level algorithm, application program running and network transmission. The FPGA can also realize a hardware acceleration function required in a multi-core DSPand a multi-core MPU. Based on hardware reconfiguration, the chip architecture improves the flexibility of system-on-chip integration and the expandability and upgradability of later products.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of integrated circuits, in particular to a hardware-programmable heterogeneous multi-core system on chip. Background technique

[0002] At present, applications such as communication, machine vision, assisted driving, medical / biological imaging, avionics, big data analysis, and the Internet of Things all require high-performance digital signal processing, intensive data computing capabilities, and strong graphics and image processing and display functions. In addition, systems and algorithms are required to be flexible and self-adaptive. Now that the update speed of the whole machine system is accelerating, the whole machine system should have certain upgrade capabilities. This requires that after the product is manufactured, the chips in the system can provide certain modification, optimization and reconfiguration capabilities.

[0003] In order to meet the above demands, the industry has made many attempt...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More