Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device and method of forming the same

A semiconductor and device technology, applied in the field of semiconductor devices and their formation, can solve the problems of increasing the operating voltage of semiconductor devices, increasing the gate resistance of semiconductor devices, and low permeability, so as to improve uniformity, reduce gate resistance, The effect of enhancing osmotic energy

Active Publication Date: 2022-08-09
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, in the process of forming semiconductor devices using the gate-first process, due to the non-uniformity and low permeability of the single-crystal silicon gate to doped boron ions, the gate resistance of the semiconductor device increases, thereby improving the performance of the semiconductor device. Operating Voltage

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and method of forming the same
  • Semiconductor device and method of forming the same
  • Semiconductor device and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] As described in the background art, at present, a process method for realizing a high-k metal gate in a semiconductor manufacturing process is a gate process, and the manufacturing process is similar to the process adopted in the traditional poly / SiON method. The gate electrode, including the high-k dielectric film and the monocrystalline silicon gate, is first formed, followed by subsequent transistor fabrication stages, eg, source and drain region definition, silicidation of part of the substrate surface, metallization, etc. However, in the process of forming a semiconductor device using a gate-first process, due to the non-uniformity and low permeability of the monocrystalline silicon gate to the doped boron ions, the gate resistance of the semiconductor device increases, thereby improving the semiconductor device's performance. Operating Voltage.

[0043] Therefore, the present invention provides a method for forming a semiconductor device to reduce the gate resista...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a semiconductor device and a method for forming the same. The present invention provides a new method for forming a semiconductor device, by replacing the single crystal silicon gate layer in the prior art for forming a high-K metal gate CMOS device with an amorphous silicon gate layer, and by changing the The amorphous silicon gate layer is annealed, so that the amorphous silicon in the amorphous silicon gate is recrystallized to form a polysilicon gate. Since the effective resistance of the gate stack layer in a CMOS device is related to the uniformity of the dopant ion concentration in the crystalline silicon gate and the penetration degree of the dopant ions, it is possible to anneal the amorphous silicon to obtain a better resistance to the dopant ions. The polysilicon with high permeability of the impurity ions can obtain a relatively more uniform doping concentration after doping the P-type or N-type ions in the polysilicon, thereby improving the polysilicon gate layer of the gate structure in the final CMOS device. The uniformity of the dopant ion concentration and the penetration degree of the dopant ions reduce the gate resistance.

Description

technical field [0001] The present invention relates to the technical field of semiconductors, and in particular, to a semiconductor device and a method for forming the same. Background technique [0002] Semiconductor device fabrication has thus become increasingly challenging and pushed towards the limits of what is physically possible. So-called high-k metal gate technology has become popular when fabricating CMOS devices with typical gate dimensions less than 50 nm. According to the high-k metal gate manufacturing process flow, the insulating layer included in the gate electrode is composed of the high-k material. This is in contrast to the conventional oxide / polysilicon (poly / SiON) approach, where the gate electrode insulating layer is typically composed of oxide, preferably silicon dioxide or oxynitride in the case of silicon-based devices silicon. At present, a process method for realizing a high-k metal gate in a semiconductor manufacturing process flow includes a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28H01L21/3215H01L21/336H01L29/49H01L29/78
CPCH01L21/28079H01L21/32155H01L29/66568H01L29/4958H01L29/78
Inventor 李高原顾林何亮亮
Owner SHANGHAI HUALI MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products