High electron mobility transistor device and test method thereof
A technology of high electron mobility and testing methods, which is applied in the field of high electron mobility transistor devices and their testing, can solve problems affecting device frequency characteristics, shortening the source-drain spacing, limiting high-voltage and high-power applications of devices, etc., to improve efficiency, Improvement of breakdown characteristics and suppression of electric field distribution
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
preparation example Construction
[0063] In yet another embodiment of the present disclosure, a method for manufacturing a high electron mobility transistor device is provided, the process of which is as follows Figure 9 As shown, the preparation method specifically includes:
[0064] S1, growing a source, a drain, and a gate on the second semiconductor layer, wherein the gate is located between the source and the drain, and the source and the drain form an ohmic contact;
[0065] S2, depositing and forming a passivation layer between the above-mentioned source electrode and the above-mentioned drain electrode by using a plasma-enhanced chemical vapor deposition method;
[0066] S3, using a dry ICP method to etch and form grooves on the passivation layer;
[0067] S4, forming a field plate structure on the groove by using multi-layer glue photolithography, then evaporating the metal, and peeling off to obtain the field plate structure;
[0068] S5, use Ti / Ni / Ti / Au / Ti metal stacking to form a peripheral Pad ...
Embodiment
[0076] The structure of the HEMT device is as Figure 4 As shown, specifically, it includes a substrate 1, a first semiconductor layer 2; an insertion layer 3, a second semiconductor layer 4, a cap layer 5, a source 6, a drain 7, a gate 8, a passivation layer 9, and a field plate 10. Groove 11, nucleation layer 12, source test Pad13, drain test Pad14, gate test Pad15, field plate test Pad16.
[0077] Specifically, the aforementioned substrate 1 is a SiC substrate, the aforementioned first semiconductor layer 2 is a GaN layer with a thickness of 2.5 μm, the aforementioned insertion layer 3 is an AlN layer with a thickness of 1 nm, and the aforementioned second semiconductor layer 4 is AlGaN with a thickness of The above-mentioned cap layer 5 is a GaN layer with a thickness of 1 nm; the above-mentioned source electrode 6 and the above-mentioned drain electrode 7 are formed by stacking titanium layers, aluminum layers, nickel layers and gold layers, and the above-mentioned source...
PUM
| Property | Measurement | Unit |
|---|---|---|
| Length | aaaaa | aaaaa |
| Width | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



