Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Self-alignment elevated external base area or heterojunction bipolar transistor and manufacturing method thereof

A heterojunction bipolar, extrinsic base technology, applied in transistors, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve problems such as process implementation plan to be improved, process quality control, connection base area voids, etc., to reduce Dependency and Sensitivity, Simplified Process Control, Guaranteed Symmetric Effects

Inactive Publication Date: 2009-02-04
TSINGHUA UNIV
View PDF3 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The common disadvantage of the above two types of technical solutions is that the process is relatively complicated. The former requires expensive special planarization equipment and processes, and the latter requires a selective epitaxy method that is difficult to control because of its base area that plays a decisive role in device performance. to grow, which may cause related process quality control problems, such as defects such as voids that may appear in the connecting base region grown by selective epitaxy between the base region and the preformed extrinsic base region
Therefore, so far, the device structure and process implementation of self-aligned raised extrinsic base bipolar transistors or heterojunction bipolar transistors still need to be improved.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Self-alignment elevated external base area or heterojunction bipolar transistor and manufacturing method thereof
  • Self-alignment elevated external base area or heterojunction bipolar transistor and manufacturing method thereof
  • Self-alignment elevated external base area or heterojunction bipolar transistor and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] As an example of an embodiment, the specific preparation process steps of the selective epitaxial self-aligned raised extrinsic base bipolar transistor or heterojunction bipolar transistor proposed by the present invention are as follows:

[0021] 1. The Si collector region 12 of the first conductivity type formed by the semiconductor substrate or located on the surface of the semiconductor substrate (such as figure 1 shown). In order to reduce the capacitance C between the base region and the collector region BC The partial dielectric region 14 can be formed on the surface of the collector region by digging shallow grooves and then filling with dielectric material or by local oxidation. The local dielectric region 14 is generally silicon oxide, but not limited thereto.

[0022] 2. Form the Si or SiGe base region of the opposite second conductivity type by means of epitaxial growth and in-situ doping, that is, obtain the Si or SiGe base region 16 of the second conduc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a self-aligning bipolar transistor with an uplifted extrinsic base region or a heterojunction bipolar transistor and a fabrication method thereof, belonging to the technical field of semiconductor device fabrication. Firstly, a plurality of medium layers are deposited on a base; an emitter region window is formed through etching, then a medium inner wall is formed in the window; the medium layers (a plurality of) are selectively eroded on the basis of forming emitter region material through deposition or growing and etching, and then an uplifted extrinsic base region is formed through selective epitaxy method at the place vacated by the medium layers which are selectively eroded; and self-alignment of the uplifted extrinsic base region and the emitter region is realized due to the isolation action of the medium inner wall in the emitter region window, thus effectively reducing the base resistance of the device and thereby improving the speed, the frequency and the noise performance of the device.

Description

technical field [0001] The invention belongs to the technical field of semiconductor devices and their preparation, and in particular relates to a self-aligned raised extrinsic base region bipolar or heterojunction bipolar transistor and a preparation method thereof by using selective epitaxy to grow a self-aligned raised extrinsic base region. Background technique [0002] Planar Si bipolar transistors are traditional devices for building analog integrated circuits. However, due to the inherent disadvantage of silicon materials in terms of speed, historically, high-frequency and high-speed applications have been dominated by III-V compound semiconductor devices such as GaAs. The SiGe heterojunction bipolar transistor obtained by introducing the SiGe alloy as the base material into the Si bipolar transistor has greatly improved the high-frequency performance, while maintaining the advantage of low cost of the Si-based technology, so It has been widely used in the field of r...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/73H01L29/737H01L29/10H01L21/331
Inventor 付军王玉东徐阳许平蒋志钱佩信
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products