Micromechanical structure and integrated circuit monolithic integrated processing method

A micro-mechanical structure and integrated circuit technology, applied in the direction of micro-structure technology, micro-structure devices, manufacturing micro-structure devices, etc., can solve problems that affect device reliability, affect yield, large stress, etc., and achieve low difficulty in process control , Avoid lateral etching, high-quality finished products

Inactive Publication Date: 2012-03-21
PEKING UNIV
View PDF5 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this method also has defects: when the silicon isotropic etching method is used to remove the single crystal silicon in the air isolation groove, a part of the MEMS device structure will also be etched laterally; on the other hand, dielectric materials such as silicon oxide The floating electrodes made of metal and metal have a large stress, which will affect the reliability of the device
However, in the process of anisotropic etching of the MEMS structure, residues are likely to rema

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Micromechanical structure and integrated circuit monolithic integrated processing method
  • Micromechanical structure and integrated circuit monolithic integrated processing method
  • Micromechanical structure and integrated circuit monolithic integrated processing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The present invention will be described in detail below in conjunction with the accompanying drawings and embodiments.

[0022] Such as figure 1 As shown, the present invention processes integrated circuits and MEMS devices on a SOI substrate 10 . The SOI substrate 10 includes a single crystal silicon device layer 11 , a silicon dioxide buried oxide layer 12 and a single crystal silicon substrate layer 13 . The device layer 11 is divided into an integrated circuit area 20 and a MEMS structure area 30 and an isolation area 40 for separating the integrated circuit area 20 and the MEMS structure area 30 . Wherein, the silicon in the isolation region 40 is removed to form an isolation groove, so that the silicon structures corresponding to the integrated circuit region 20 and each MEMS structure region 30 are independent from each other to realize electrical isolation. The integrated circuit region 20 and the silicon structures corresponding to each MEMS structure region ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a micromechanical structure and integrated circuit monolithic integrated processing method which comprises the following steps of dividing the device layer of the substrate of an SOI (silicon on insulator) into an integrated circuit region, an MEMS structural region and an isolation region; processing an integrated circuit in the integrated circuit region and arranging an electrode striding the isolation region; sequentially removing a substrate layer and an oxide buried layer corresponding to the MEMS (electronic mechanical system) structural region and the isolation region in positions from one side of the substrate layer of the SOI substrate, so as to form a carinal cavity; and removing single crystal silicon on the device layer at the isolation region from one side of the carinal cavity, so as to accomplish the processing to an isolation groove; photoengraving the surface of the SOI substrate, defining an MEMS structural pattern, and carrying out mechanical erosion on a dielectric layer on the MEMS structural region so as to obtain the mask of the MEMS structure; and performing silicone anisotropy mechanical erosion on the device layer according to the mask of the MEMS structure until the device layer is penetrated through, so as to accomplish the processing to the MEMS structure. The method meets the precondition of foundry factory production of integrated circuits, has low difficulty in process difficulty and higher quality of the finished product.

Description

technical field [0001] The invention relates to a method for processing an integrated chip, in particular to a method for monolithically integrating a micromechanical structure and an integrated circuit. Background technique [0002] Capacitive sensors such as inertial sensors implemented with Microelectromechanical Systems (MEMS) technology have the advantages of small size, light weight, and low cost, and have broad application prospects in military, automotive, and consumer electronics. Limited by size, the signals of MEMS sensors are generally weak and easily affected by parasitic capacitance. Integrating the MEMS sensor header structure and the signal processing circuit on the same chip can effectively reduce the adverse effects of parasitic effects, and at the same time reduce the device volume and reduce manufacturing costs. It is one of the important directions for the development of MEMS technology. To complete the processing of integrated circuits and MEMS structu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): B81C1/00H01L21/762
Inventor 杨振川闫桂珍郝一龙
Owner PEKING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products