Strain Si BiCMOS (Bipolar-Complementary Metal-Oxide-Semiconductor) integrated device based on SOI (Silicon on Insulator) substrate and preparation method thereof

A technology of integrated devices and devices, applied in the field of strained Si BiCMOS integrated devices and preparations based on SOI substrates, can solve the problems of confinement, low carrier material mobility of Si materials, etc.

Inactive Publication Date: 2012-10-17
XIDIAN UNIV
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] Due to the low mobility of Si material carrier materials, the performance of integrated circuits manufactured using Si BiCMOS technology, especially the frequency performance, is greatly limited; for SiGe BiCMOS technology, although SiGe HBT is used for bipolar transistors, However, Si CMOS is still used for unipolar devices that restrict the improvement of the frequency characteristics of BiCMOS integrated circuits, so these limit the further improvement of the performance of BiCMOS integrated circuits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Strain Si BiCMOS (Bipolar-Complementary Metal-Oxide-Semiconductor) integrated device based on SOI (Silicon on Insulator) substrate and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0105] Embodiment 1: The strained Si BiCMOS integrated device and circuit based on SOI substrate with a channel length of 22nm are prepared, and the specific steps are as follows:

[0106] Step 1, epitaxial growth.

[0107] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2, with a thickness of 150nm, and the upper material is doped with a concentration of 1×10 16 cm -3 N-type Si with a thickness of 100nm;

[0108] (1b) Thermally oxidize a layer of SiO with a thickness of 300nm on the substrate surface 2 Floor.

[0109] Step 2, isolation area preparation.

[0110] (2a) Epitaxially grow a layer with a doping concentration of 1×10 on the SOI substrate 16 cm -3 The Si layer, with a thickness of 2 μm, serves as the collector area;

[0111] (2b) Thermally oxidize a layer of SiO with a thickness of 300nm on the substrate surface 2 Floor;

[0112] (2c) In the photolithographic isolation area, a deep ...

Embodiment 2

[0161] Embodiment 2: The strained Si BiCMOS integrated device and circuit based on SOI substrate with a channel length of 30nm are prepared, and the specific steps are as follows:

[0162] Step 1, epitaxial growth.

[0163] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 220nm, and the upper material is doped with a concentration of 5×10 16 cm -3 N-type Si with a thickness of 110nm;

[0164] (1b) Thermally oxidize a layer of SiO with a thickness of 400nm on the substrate surface 2 Floor.

[0165] Step 2, isolation area preparation.

[0166] (2a) Epitaxially grow a layer with a doping concentration of 5×10 on the SOI substrate 16 cm -3 A Si layer with a thickness of 2.5 μm acts as a collector area;

[0167] (2b) Thermally oxidize a layer of SiO with a thickness of 400nm on the surface of the substrate 2 Floor;

[0168] (2c) In the photolithographic isolation area, a dee...

Embodiment 3

[0217] Embodiment 3: The strained Si BiCMOS integrated device and circuit based on SOI substrate with a channel length of 45nm are prepared, and the specific steps are as follows:

[0218] Step 1, epitaxial growth.

[0219] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 300nm, and the upper material is doped with a concentration of 5×10 16 cm -3 N-type Si with a thickness of 120nm;

[0220] (1b) Thermally oxidize a layer of SiO with a thickness of 500nm on the surface of the substrate 2 Floor.

[0221] Step 2, isolation area preparation.

[0222] (2a) Epitaxially grow a layer with a doping concentration of 1×10 on the SOI substrate 17 cm -3 The Si layer, with a thickness of 3 μm, serves as the collector area;

[0223] (2b) Thermally oxidize a layer of SiO with a thickness of 500nm on the substrate surface 2 Floor;

[0224] (2c) In the photolithographic isolation area,...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a strain Si BiCMOS (Bipolar-Complementary Metal-Oxide-Semiconductor) integrated device based on an SOI (Silicon on Insulator) substrate and a preparation method thereof. The preparation method comprises the following steps: growing N-type Si epitaxy on the SOI substrate, preparing trench isolation, and manufacturing a conventional Si bipolar transistor in a bipolar device region; respectively photoetching the ditch grooves of the active regions of an NMOS (Negative-channel Metal Oxide Semiconductor) and a PMOS (Positive-channel Metal Oxide Semiconductor) devices, continuously growing an Si buffer layer, a gradually varied SiGe layer, a fixed component SiGe layer and an N-type strain Si channel layer in the ditch groove of the active region of the NMOS device and continuously growing an Si buffer layer, a gradually varied SiGe layer, a fixed component SiGe layer, a strain Si P-LDD layer, a strain Si channel layer, a strain Si P-LDD layer and a fixed component SiGe layer in the ditch groove of the active region of the PMOS device, and preparing a drain and a grid on the active region of the PMOS device to form the PMOS device; preparing a gate dielectric layer and a gate polycrystal in the active region of the NMOS device to form the NMOS device; and photoetching leads to form an Si BICMOS integrated circuit in which an MOS (Metal Oxide Semiconductor) conducting channel is 22-45nm. According to the invention, based on the full use of the characteristic that tension strain Si material has mobility anisotropism, the strain Si BiCMOS integrated device with strengthened performance based on SOI substrate and the circuit thereof are prepared at the temperature of 600-800 DEG C.

Description

technical field [0001] The invention belongs to the technical field of semiconductor integrated circuits, in particular to a strained Si BiCMOS integrated device based on an SOI substrate and a preparation method. Background technique [0002] The integrated circuit that appeared in 1958 is one of the most influential inventions of the 20th century; microelectronics, which was born based on this invention, has become the basis of existing modern technology, accelerating the process of knowledge and informationization of human society, and at the same time It has also changed the human way of thinking; it not only provides humans with a powerful tool to transform nature, but also opens up a broad space for development. [0003] Semiconductor integrated circuits have become the basis of the electronics industry. People's huge demand for the electronics industry has prompted the rapid development of this field; in the past few decades, the rapid development of the electronics i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/12H01L21/28H01L21/84H01L21/8249H01L29/423
Inventor 胡辉勇宣荣喜张鹤鸣宋建军王斌舒斌戴显英郝跃
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products