Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Preparation method for side gating graphene field effect transistor

A field-effect transistor and graphene technology, which is applied in semiconductor/solid-state device manufacturing, gaseous chemical plating, coating, etc., can solve the problems of improving the transconductance of field-effect transistors, easily destroying graphene, and expensive SiC wafers. Achieve the effect of improving modulation ability and avoiding adverse effects

Active Publication Date: 2013-03-27
XIDIAN UNIV
View PDF3 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] At present, the side gate graphene field effect transistor made of pyrolytic SiC has proved that the side gate structure does have the ability to control the transport properties of the graphene conductive channel, but the capacitance per unit area of ​​the side gate is only 0.12 μF / cm2-0.16 μF / cm 2 , which is lower than that of top-gate field-effect transistors made of graphene (0.74 μF / cm 2 ), such a small capacitance per unit area of ​​the side gate is not conducive to further improving the transconductance of the field effect transistor
More importantly, to achieve the maximum transconductance of the side-gate structure, an external driving voltage of 5 V-8 V needs to be applied to the source-drain electrodes. Too high voltage and current can easily damage the graphene as a conductive channel.
Moreover, although the side gate structure has been applied to graphene prepared by mechanical exfoliation and graphene prepared by SiC pyrolysis, it is difficult to obtain large-area graphene materials by mechanical exfoliation, while graphene prepared by SiC pyrolysis requires High pyrolysis temperature and expensive SiC wafers

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method for side gating graphene field effect transistor
  • Preparation method for side gating graphene field effect transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0028] The realization steps of the present invention are as follows:

[0029] Step 1: Put the copper foil into the reaction chamber, and the reaction chamber is evacuated until the pressure is lower than 0.01 Pa. H was introduced into the reaction chamber with a flow rate of 10 sccm 2 , raise the temperature in the reaction chamber to 900°C, and perform thermal annealing on the copper foil, the annealing time is 60min;

[0030] Step 2: feed flow into reaction chamber as H of 50 sccm and CH of 10 sccm, grow graphene by chemical vapor deposition CVD for 15 min;

[0031] Step 3: After the reaction chamber is naturally cooled to room temperature, the growth sample is taken out, and polymethyl methacrylate PMMA is spin-coated on the graphene surface to form a laminated structure sample of copper foil-graphene-PMMA;

[0032] Step 4: Air-dry the laminated structure sample of the copper foil-graphene-PMMA, then make the PMMA face up to float in the concentration of 60g / L (NH 4 ) ...

Embodiment 2

[0039] The realization steps of the present invention are as follows:

[0040] Step A: Put the copper foil into the reaction chamber, and the reaction chamber is evacuated until the pressure is lower than 0.01 Pa. Introduce H2 with a flow rate of 15 sccm into the reaction chamber, raise the temperature in the reaction chamber to 950°C, and perform thermal annealing on the copper foil for 40 minutes;

[0041] Step B: feed into the reaction chamber H2 with a flow rate of 100 sccm and CH with a flow rate of 15 sccm, and grow graphene by chemical vapor deposition CVD for 10 min;

[0042] Step C: After the reaction chamber is naturally cooled to room temperature, the growth sample is taken out, and polymethyl methacrylate PMMA is spin-coated on the graphene surface to form a laminated structure sample of copper foil-graphene-PMMA;

[0043] Step D: air-dry the laminated structure sample of described copper foil-graphene-PMMA, then make PMMA face up and float in the (NH 4 ) 3 (S ...

Embodiment 3

[0050] The realization steps of the present invention are as follows:

[0051] Step 1: Put the copper foil into the reaction chamber, and the reaction chamber is evacuated until the pressure is lower than 0.01 Pa. Introduce H2 with a flow rate of 20 sccm into the reaction chamber, raise the temperature in the reaction chamber to 1000°C, and perform thermal annealing on the copper foil for 20 minutes;

[0052] Step 2: Introduce H into the reaction chamber with a flow rate of 200 sccm 2 and CH at a flow rate of 20 sccm 4 , grow graphene by chemical vapor deposition CVD for 10 minutes;

[0053] Step 3: After the reaction chamber is naturally cooled to room temperature, the growth sample is taken out, and polymethyl methacrylate PMMA is spin-coated on the graphene surface to form a laminated structure sample of copper foil-graphene-PMMA;

[0054] Step 4: air-dry the laminated structure sample of described copper foil-graphene-PMMA, then make PMMA face up and float in the (NH 4...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a preparation method for a side gating graphene field effect transistor structure based on chemical vapor deposition graphene. The preparation method comprises placing copper foil in a reaction chamber, vacuumizing the reaction chamber, and performing thermal annealing on the copper foil; growing the graphene by chemical vapor deposition (CVD); transferring the graphene to a high k substrate; utilizing a lithography machine to expose source drain and side gating positions; utilizing an oxygen plasma etching machine to etch the graphene at the side gating positions; using an E-beam device to evaporate metal on a sample; enabling the sample where the metal is evaporated to be placed in acetone to perform ultrasonography, then rinsing the sample in absolute ethyl alcohol, using deionized water to flush the sample, and finally using pure nitrogen to dry the sample. Due to the fact that the side gating structure is adopted, deposition of a top gate medium is avoided, and poor influence of the top gate medium on the graphene material property is avoided. Due to the fact that the high k substrate is adopted, the modulation capability of side gating on a graphene conducting channel is improved.

Description

technical field [0001] The invention belongs to the field of integrated circuit manufacturing and relates to the design and processing of semiconductor devices, in particular to a method for preparing a side-gate graphene field-effect transistor structure based on chemical vapor deposition graphene, which can be used to improve the production efficiency and electrical properties of graphene devices. performance. Background technique [0002] Graphene is an emerging two-dimensional material, and its conductivity type is bipolar transport, which provides the possibility to manufacture new graphene devices. The potential of using graphene to fabricate high-frequency field-effect transistors has attracted extensive research interest. In addition, graphene is also considered to be an ideal material for a new generation of high-frequency electronic devices due to its high mobility, high carrier saturation velocity, and high thermal conductivity. [0003] At present, the gate of ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/336C23C16/44
Inventor 闫景东王东宁静柴正韩砀张进成郝跃
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products