Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

152 results about "Graphene field effect transistors" patented technology

Graphene terahertz wave detector and manufacturing method thereof

The invention discloses a graphene terahertz wave detector. The graphene terahertz wave detector comprises a graphene field effect transistor and an antenna which can be effectively coupled to terahertz waves. The antenna is in integrated arrangement with the graphene field effect transistor yet is completely independent from the source electrode and the drain electrode of the graphene field effect transistor. According to the invention, through combination between a top grid and a back grid, the transport property of a graphene two-dimensional electron gas is effectively regulated and controlled, and accordingly, the terahertz waves are detected. The two sides of the top grid of the graphene field effect transistor are integrated with a plane antenna which is independent from the source electrode and the drain electrode and can be highly efficiently coupled to the terahertz waves, such that terahertz wave signals are coupled to a grid electrode in the form of capacitance, and the response of the graphene detector to terahertz radiation can be effectively enhanced. The detector can generate photoelectric currents or open-circuit voltages under radiation of the terahertz waves so as to realize room-temperature, high-speed, high-efficiency, high-sensitivity and low-noise detection.
Owner:SUZHOU INST OF NANO TECH & NANO BIONICS CHINESE ACEDEMY OF SCI

Self-aligned graphene field effect transistor and manufacturing method thereof

The invention discloses a self-aligned graphene field effect transistor and a manufacturing method thereof. The self-aligned graphene field effect transistor comprises a semiconductor substrate, an insulating layer, a conducting channel, a source electrode, a drain electrode, a gate dielectric layer, gate metal, self-aligned metal, the insulating layer is formed on the semiconductor substrate, the conducting channel is is formed on an insulator and formed by graphene, the source electrode and the drain electrode are formed on two sides of the conducting channel respectively, the gate dielectric layer selectively deposits on the conducting channel between the source electrode and the drain electrode, the gate metal is formed on the gate dielectric layer, and the gate dielectric layer and the gate metal are simultaneously and graphically piled together to form a gate accumulation layer to control carrier concentration of a channel area. A self-aligned metal layer covers on the source electrode, the drain electrode, the conducting channel and the gate metal, so that the area of a region not being covered by a grid and self-aligning of a device grid and the source electrode as well as the drain electrode is realized.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

Room-temperature adjustable sub-Terahertz wave detector and preparation method

The invention discloses a room-temperature adjustable sub-Terahertz wave detector and a preparation method. A graphene field effect transistor with high migration rate and adjustable carrier concentration is taken as a basic structure unit, and the field effect transistor is provided with a group of source and drain electrodes and cleavage grid electrodes of a sub-Terahertz wave coupled antenna. The detector is integrated with log-periodic antennas and corresponding feed electrodes on a sapphire substrate; the detector is provided with a graphene conducting channel transferred in an antenna distance; an aluminum oxide gate dielectric layer is arranged on the graphene conducting channel, and finally the cleavage grid electrodes and the corresponding lead electrodes are integrated on the aluminum oxide gate dielectric layer of the graphene conducting channel, so that adjustable sub-Terahertz wave detection is realized. The detector has the advantages that the detector is an adjustable lightguide-like and photovoltaic-like detector with high speed, wide band and high response; and the integration level, technical maturity and repeatability of the device lay the foundation of large-scale application of Terahertz detectors.
Owner:安徽荣程电子科技有限公司

Graphene field-effect transistor biosensor as well as manufacturing method and detecting method thereof

The invention discloses a graphene field-effect transistor biosensor as well as a manufacturing method and a detecting method thereof. The graphene field-effect transistor biosensor comprises glass substrates, wherein the two sides of each glass substrate are respectively provided with an ITO (indium tin oxide); parts of glass substrates at the same side as well as the ITOs of the parts of glass substrates are covered with graphene; the ITOs at the two sides of each glass substrate without graphene are respectively a source electrode and a drain electrode; a PET (polyethylene glycol terephthalate) gasket is covered on each ITO covered with the graphene and is covered with a PET substrate on which a gold film is sputtered; a sample cell is arranged in the middle of each glass substrate by insulating silica gel; the gold film is taken as a grid electrode. The contact resistance is reduced by means of covering the ITOs with graphene, the plane gold film electrode is taken as the grid electrode to exert a uniform electric field and increase the action area of electrolyte and graphene, and by the two aspects, the detection sensitivity is improved and the detection range is enlarged; by detection, the lower limit of adenosine triphosphate reaches 10pM.
Owner:SHANDONG NORMAL UNIV

Multilayer dual-gate graphene field effect transistor and preparation method for same

The invention discloses a multilayer dual-gate graphene field effect transistor. The multilayer dual-gate graphene field effect transistor comprises a hexagonal boron nitride substrate, a source electrode, a drain electrode, a bottom gate metal electrode deposited on the substrate, a back gate medium, single-layer graphene, a top gate medium and a top gate metal electrode, wherein the bottom gate metal electrode is connected with the top gate metal electrode. In case of a plurality of layers of transistors, the transistors are connected in parallel, and the drain and source electrodes of the transistors are connected in parallel respectively. The multilayer dual-gate graphene field effect transistor has the advantage that hexagonal boron nitride is used as the top gate medium and the bottom gate medium, is a two-dimensional planar material, and has a few surface dangling bonds and trapped charges, so that the migration rate of carriers of a graphene channel can be increased. According to the multilayer dual-gate graphene field effect transistor, the drain and source current of the graphene field effect transistor can be maximally improved, and the graphene field effect transistor is widely applied to the field of high-frequency high-power devices.
Owner:XIDIAN UNIV

Ultralow ohmic contact resistance graphene transistor and preparation method thereof

The invention discloses an ultralow ohmic contact resistance graphene transistor comprising a substrate, and a source and a drain which are located on the substrate. A channel region is formed between the source and the drain. The channel region comprises a graphene layer, a dielectric layer and a gate from down to up successively. The preparation method of the ultralow ohmic contact resistance graphene transistor comprises the following steps: (1) the graphene layer is formed; (2) the dielectric layer is deposited; (3) on the dielectric layer, the channel region is covered with a photoresist pattern; (4) the exposed dielectric layer is corroded; (5) the exposed graphene layer is etched; (6) a source-drain ohmic contact metal is evaporated to form an ohmic contact metal layer; (7) the required source and drain regions are covered with the photoresist pattern; (8) the source and the drain are formed; (9) and the gate is formed. According to the method of the invention, the one-dimensional linear contact between the source-drain ohmic contact metal and the graphene can be realized so as to greatly reduce the contact resistance between the graphene and the metal, so that the maximum oscillation frequencycan be increased, and the applications of the graphene field effect transistor can be facilitated.
Owner:THE 13TH RES INST OF CHINA ELECTRONICS TECH GRP CORP

Double-graphene-layer tunneling field effect transistor and manufacturing method thereof

The invention provides a double-graphene-layer tunneling field effect transistor. A bottom gate dielectric layer is located on a bottom gate electrode. A double-graphene-layer active area is located on the bottom gate dielectric layer. A metal source electrode and a metal drain electrode are located at the two ends of the double-graphene-layer active area respectively and respectively cover a part of the double-graphene-layer active area. The metal source electrode and the metal drain electrode are made of different materials. For an n-type device, the work function of the metal source electrode is larger, the graphene in contact with the metal source electrode is in p-type doping, the work function of the metal drain electrode is small, and the graphene in contact with the metal drain electrode is in n-type doping. The electrodes of a p-type device are opposite to those of the n-type devices. The metal source electrode, the metal drain electrode and the graphene between the metal source electrode and the metal drain electrode are covered with a top gate dielectric layer. A top gate electrode is located on the top gate dielectric layer and overlaps the metal source electrode and the metal drain electrode. The manufacturing technology of the double-graphene-layer tunneling field effect transistor is simple. Compared with a traditional double-graphene-layer field effect transistor, the metal source electrode and the metal drain electrode of the double-graphene-layer tunneling field effect transistor are completed independently.
Owner:PEKING UNIV

Stepped gate-dielectric double-layer graphene field effect transistor and production method thereof

ActiveCN104218089AReduce the tunneling windowSuppresses off-state currentSemiconductor/solid-state device manufacturingSemiconductor devicesGate dielectricBottom gate
A stepped gate-dielectric double-layer graphene field effect transistor comprises a bottom gate electrode, a bottom gate dielectric layer, a double-layer graphene active region, a metal source electrode, a metal drain electrode, a stepped top gate dielectric layer and a top gate electrode. The bottom gate dielectric layer is located on the bottom gate electrode, the double-layer graphene active region is located on the bottom gate dielectric layer, the metal source electrode and the metal drain electrode are located at two ends of the double-layer graphene active region respectively and cover the bottom gate dielectric layer and part of the double-layer graphene active region at the same time, the stepped top gate dielectric layer covers the metal source electrode, the metal drain electrode and graphene between the two electrodes, the top gate electrode only covers the top of the stepped top gate dielectric layer partially, and the distance between the top gate electrode and the edge of the metal source electrode is equal to that between the top gate electrode and the edge of the metal drain electrode. By introduction of the stepped top gate dielectric layer, a tunneling window between a source region and a gate-controlled trench under an off state is reduced effectively, so that small off-state current is obtained, and on-off ratio of a device is increased.
Owner:PEKING UNIV

Process for preparing mesoporous graphene and field effect transistor biosensor based on mesoporous graphene

The invention relates to a process for preparing mesoporous graphene and a field effect transistor biosensor based on the mesoporous graphene. Periodically arranged nanometer microsphere arrays are assembled on the surface of graphene, evaporation of a metal film is performed, nanometer microspheres are removed, the metal film serves as a mask to prepare mesoporous graphene with different pore diameters is prepared, the mesoporous graphene having different hole pitches is obtained, and the goal of regulating energy gaps of the graphene is achieved; oxygen plasma is utilized to etch active oxygen-containing groups formed by the graphene, and bioactive molecules can be connected; use of common coupling agents such as AuNPs, glutaraldehyde, pyrenebutyric acid, 1-hydroxysuccinimide eater-1-pyrenebutyric acid is avoided, and the manufacturing cost of the biosensor is greatly reduced. According to the field effect transistor biosensor based on the mesoporous graphene, band gaps of the graphene are opened, the biosensor has a large current on/off ratio, a very small amount of biomolecules can make electric conductivity of a graphene conducting channel have a remarkable response, and the detection sensitivity is greatly improved.
Owner:GOLDEN SUN FUJIAN SOLAR TECHNIC

Semi-suspension graphene field effect transistor preparation method

The invention discloses a semi-suspension graphene field effect transistor preparation method, and relates to the technical field of transistors. The semi-suspension graphene field effect transistor preparation method comprises the following steps that photoresist is coated on a substrate so that a photoresist pattern is formed; the photoresist pattern acts as a mask film to form a substrate structure with grooves; metal-based graphene is prepared via a chemical vapor deposition method; a metal layer is deposited on the upper surface of metal-based graphene; the metal base below metal-based graphene is corroded so that a graphene assembly is formed; the graphene assembly is transferred to the substrate structure with the grooves; a second photoresist pattern is formed on the upper surface of the metal layer; the second photoresist pattern acts as the mask film to form a drain electrode and a source electrode; and the second photoresist pattern acts as the mask film, and gate metal is deposited on an insulating medium. Damage and contamination of graphene can be avoided by the method. Interface scattering of the substrate is reduced by separation of graphene and the substrate so that high mobility of carriers in graphene is realized and high-frequency performance of a graphene transistor is enhanced.
Owner:THE 13TH RES INST OF CHINA ELECTRONICS TECH GRP CORP

Production method of graphene field-effect transistor

The invention provides a production method of a graphene field-effect transistor. The production method comprises the steps as follows: a semiconductor substrate with a silicon dioxide layer formed on the surface is provided; a floating potential alternating current dielectrophoresis structure is formed and comprises a first electrode part, a second electrode part and a third electrode part, wherein the first electrode part at least comprises a first sub-electrode, the second electrode part at least comprises a second sub-electrode and a sub-electrode connecting wire, the third electrode part at least comprises a third sub-electrode, the sub-electrode connecting wire is connected with each second sub-electrode in a penetrating manner, and top ends of each second sub-electrode and each third sub-electrode are in one-to-one correspondence; a carbon nanotube suspension is formed; a carbon nanotube is connected between each second sub-electrode and each third sub-electrode which are opposite to each other by utilizing an alternating current dielectrophoresis technology; each carbon nanotube is fixed; metal layers are formed by utilizing a sputtering technology; and metal is removed and graphene nanoribbons are formed. According to the production method, the perfect alignment of single carbon nanotubes is realized in a batch manner, and single-walled carbon nanotubes are cut into graphene nanoribbons, so that the graphene nanoribbons can present typical semiconductor characteristics.
Owner:SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI

Manufacturing method and in-situ characterizing method for graphene field effect transistor free of residual optical photoresist

The invention discloses a manufacturing method and an in-situ characterizing method for a graphene field effect transistor free of residual optical photoresist. The manufacturing method includes the following steps that growing graphene is transferred to the surface of a semiconductor substrate, the surface of the graphene is coated with optical photoresist in a spinning mode, photoetching is conducted on the graphene, and patterned graphene is obtained; the patterned graphene is immersed into a developing solution again until the residual optical photoresist is dissolved completely; an organic matter protecting layer or an inorganic metal protecting layer capable of being selectively dissolved with the optical photoresist is deposited on the surface of the patterned graphene; patterns of a metal electrode are made again through inversion photoresist in an optical lithography mode; the protecting layer of the graphene-metal contact region is cleared away controllably, and it is guaranteed that no photoresist remains on the surface of the contact region; source and drain electrodes are made, and manufacturing of the graphene field effect transistor free of the residual optical photoresist is completed. Influences of the residual optical photoresist on the carrier mobility of the graphene are characterized by means of the technologies such as atomic force microscopy and electrostatic force microscopy.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

Multi-stage terahertz modulator based on flexible graphene field effect transistor structure

ActiveCN106646930AImprove permeabilityModulate transmission amplitudeNon-linear opticsGrapheneCondensed matter physics
The invention belongs to the technical field of terahertz wave application, and provides a multi-stage terahertz modulator based on a flexible graphene field effect transistor structure. The multi-stage terahertz modulator is used for overcoming the defects that an existing graphene transistor terahertz modulator is small in modulation depth and only the switch-on state and the switch-off state can be achieved. The terahertz modulator is of an up-and-down-symmetry structure, and comprises a substrate, graphene films, ionic gum, source electrodes, drain electrodes and gate electrodes, wherein the graphene films, the ionic gum, the source electrodes, the drain electrodes and the gate electrodes are symmetrically arranged on the upper surface and the lower surface of the substrate, the graphene films are arranged on the surfaces of the substrate, the source electrodes, the ionic gum and the drain electrodes are arranged on the surfaces of the graphene films, and the gate electrodes are arranged on the surfaces of the ionic gum. According to the terahertz modulator, two flexible graphene field effect transistors are arranged on the two sides of the same flexible substrate, the modulation depth of the modulator can be increased by 37% or above, and meanwhile four-stage modulation of the amplitude of terahertz waves can be achieved through cascade controlling.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Graphene field effect transistor structure and large-scale manufacturing process thereof

The invention discloses a graphene field effect transistor structure and a large-scale manufacturing process of the graphene field effect transistor structure. The manufacturing process comprises the steps that firstly, selective growing is carried out on a bottom h-BN dielectric layer and a graphene layer on a catalytic metal thin film layer according to the characteristic of the catalytic metal thin film layer, then photoetching is carried out on the catalytic metal thin film layer, the shape of the bottom h-BN dielectric layer and the graphene layer growing epitaxially is controlled, and finally two-time photoetching on the catalytic metal thin film layer and growing of a top grid h-BN dielectric layer are achieved through structure inversion and connection of two times. The structure comprises the bottom h-BN dielectric layer, the graphene layer and the top grid h-BN dielectric layer, the bottom h-BN dielectric layer, the graphene layer and the top grid h-BN dielectric layer are sequentially arranged from bottom to top, a grid electrode is arranged on the top grid h-BN dielectric layer, and a source electrode and a drain electrode are guided out of the two sides of the graphene layer. According to the graphene field effect transistor structure and the manufacturing process, the problem that an existing process is high in difficulty, low in rate of finished products and poor in product performance is solved, and a good foundation is laid for manufacturing of a graphene-based integrated circuit.
Owner:广西北部湾粮油技术研究有限公司

Graphene field-effect transistor and formation method thereof

The invention relates to a graphene field-effect transistor and a formation method thereof. The formation method of the graphene field-effect transistor comprises the steps of providing a substrate, wherein the substrate comprises a first region, a second region and a third region, and the third region is arranged between the first region and the second region; forming a graphite material layer on the substrate; processing the graphite material layer to form multi-layer graphene; removing a part of multi-layer graphene on the first region and the second region from a thickness direction to form single-layer graphene or dual-layer graphene; forming a gate dielectric layer on a surface of the multi-layer graphene on the third region; removing a part of the single-layer graphene or the dual-layer graphene on the first region and the second region to respectively form a source region and a drain region; and respectively forming electrodes on the source region, the drain region and the gate dielectric layer. With the formation method disclosed by the embodiment of the invention, the in-situ growth of the graphene is achieved, a graphene preparation method from top to bottom is employed, the process is simplified, and the process is easy to control.
Owner:SEMICON MFG INT (SHANGHAI) CORP +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products