Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low-temperature polycrystalline silicon thin film transistor and preparation method thereof

一种薄膜晶体管、低温多晶硅的技术,应用在晶体管、半导体/固态器件制造、电固体器件等方向,能够解决多晶硅晶粒尺寸小、多晶硅实际应用限制等问题,达到提升驱动效率的效果

Inactive Publication Date: 2016-03-02
WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
View PDF4 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It can be seen that the polysilicon grain size manufactured by the above two methods is small, which limits the practical application of polysilicon

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-temperature polycrystalline silicon thin film transistor and preparation method thereof
  • Low-temperature polycrystalline silicon thin film transistor and preparation method thereof
  • Low-temperature polycrystalline silicon thin film transistor and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0056] This embodiment provides a low temperature polysilicon thin film transistor, the thin film transistor includes a pixel thin film transistor and a driving thin film transistor, and the preparation method of the low temperature polysilicon thin film transistor is as follows:

[0057] like figure 1 As shown, a glass substrate 1 is provided, and the glass substrate 1 includes a pixel area 100 on the left side and a peripheral driving area 200 on the right side. A pixel thin film transistor is formed in the pixel area 100 , and a driving thin film transistor as a driving unit is formed in the peripheral driving area 200 . Use chemical vapor deposition (CVD, Chemical VaporDeposition) method to form first buffer layer 21 on glass substrate 1, this first buffer layer is silicon nitride layer; Then, as figure 2 As shown, a metal molybdenum layer 31 is deposited and formed on the first buffer layer 21 as a reflective layer by using a chemical vapor deposition method, and a pho...

Embodiment 2

[0065] This embodiment provides a low temperature polysilicon thin film transistor, the thin film transistor includes a pixel thin film transistor and a driving thin film transistor, and the preparation method of the low temperature polysilicon thin film transistor is as follows:

[0066] like Figure 12 As shown, a glass substrate 1 is provided, and the glass substrate 1 includes a pixel area 100 on the left side and a peripheral driving area 200 on the right side. A pixel thin film transistor is formed in the pixel area 100 , and a driving thin film transistor as a driving unit is formed in the peripheral driving area 200 . A first buffer layer 21 and a second buffer layer 22 are sequentially deposited on the glass substrate 1 using a chemical vapor deposition method, the first buffer layer is a silicon nitride layer, and the second buffer layer is a silicon dioxide layer; then, as Figure 13 As shown, an aluminum oxide layer 32 is deposited and formed on the second buffer ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a low-temperature polycrystalline silicon thin film transistor. The low-temperature polycrystalline silicon thin film transistor comprises a substrate, a buffer layer formed on the substrate, a semiconductor layer formed on the buffer layer, a gate insulation layer formed on the buffer layer and the semiconductor layer, gate electrodes formed on the gate insulation layer, a dielectric layer formed on the gate insulation layer and the gate electrodes, and a passivation layer formed on the dielectric layer; first contact holes and second contact holes are formed in the passivation layer, the dielectric layer and the gate insulation layer, a source electrode and a drain electrode are respectively formed on the first contact holes, and a source electrode and a drain electrode are respectively formed on the second contact holes; and the semiconductor layer is a low-temperature polycrystalline silicon layer, and a reflection layer and / or a heat insulation layer are further disposed between the buffer layer and the semiconductor layer. The invention further relates to a preparation method of the thin film transistor, and the thin film transistor is prepared mainly through utilization of deposition, photoetching, etching, laser irradiation and the other process methods. According to the low-temperature polycrystalline silicon thin film transistor, the large dimensions of polycrystalline silicon grains can be obtained, and obtaining of the large electron mobility is facilitated.

Description

technical field [0001] The invention relates to the field of display technology, in particular to a low-temperature polysilicon thin film transistor and a preparation method thereof. Background technique [0002] Thin film transistors (TFT, ThinFilmTransistor) are used as switching elements in liquid crystal display devices, which have the characteristics of low power consumption, small volume and low driving voltage, and are very suitable for display devices of computers, notebooks and other devices . In the current liquid crystal display device, the active layer of the thin film transistor mainly uses amorphous silicon (amorphous silicon, a-Si), but the mobility of the thin film transistor using amorphous silicon as the active layer is very low, and it is difficult to meet the driving requirements of the peripheral circuit. The technology of using low temperature polysilicon (LowTemperaturePoly-silicon, LTPS) instead of amorphous silicon came into being. [0003] The mob...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/786H01L27/12H01L21/336
CPCH01L27/1229H01L27/1274H01L27/1281H01L29/66757H01L29/78675H10K59/126H01L29/786H01L27/12H01L21/02532H01L21/02592H01L21/02595H01L21/0262H01L21/02667H01L21/30604
Inventor 卢改平
Owner WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products