CMOS image sensor
An image sensor and substrate technology, which is applied in the manufacture of electrical solid-state devices, semiconductor devices, and semiconductor/solid-state devices, etc., can solve the problems of reducing light sensitivity, affecting the performance of image sensors, and large light attenuation, and reducing the transmission distance, The effect of improving the display effect and increasing the sensitivity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0031] figure 1 A schematic cross-sectional view of a CMOS image sensor provided in Embodiment 1 of the present invention, as shown in figure 1 As shown, the present invention proposes a CMOS image sensor 10, which includes a peripheral circuit 11 and an internal circuit 12. The peripheral circuit 11 and the internal circuit 12 both include a substrate 100 and metal layers M1 and M2 on the substrate. ,...,Mn, figure 1 Only three layers are shown in the figure, the bottom metal layer M1, the middle metal layer M2 and the top metal layer M3, and the passivation layer 102 on the top metal layer M3, the passivation layer in the internal circuit 12 The thickness of 102 is smaller than the thickness of the passivation layer 102 in the peripheral circuit 11 .
[0032] The CMOS image sensor 10 further includes a dielectric layer 101 between the various metal layers and between the underlying metal layer M1 and the substrate 100 . In addition, a photodiode 121 is formed in the subst...
Embodiment 2
[0039] image 3 It is a flow chart of the manufacturing method of the CMOS image sensor provided by Embodiment 2 of the present invention, as image 3 As shown, the present invention proposes a kind of manufacturing method of CMOS image sensor, comprises the following steps:
[0040]Step S01: providing a substrate 100, and forming various metal layers on the substrate 100;
[0041] Step S02: depositing a passivation layer 102 on the top metal layer;
[0042] Step S03: Thinning the passivation layer 102 on the internal circuit 12 by etching.
[0043] Specifically, in step S01, a substrate 100 is provided, and the substrate 100 may be a silicon substrate, such as one of single crystal silicon, polycrystalline silicon or amorphous silicon, or silicon on insulator (Silicon On Insulator, SOI ), can also be a silicon germanium compound. In this embodiment, the substrate 100 is a silicon substrate. The silicon substrate includes a peripheral circuit 11 and an internal circuit 12...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 