Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

GaN side wall insulated gate fin-type high-electron mobility transistor and manufacturing method thereof

A technology with high electron mobility and manufacturing method, applied in semiconductor/solid-state device manufacturing, circuits, electrical components, etc., can solve the problem that the advantages of FinFET structure are difficult to fully exert, the gate control ability of multi-channel devices is poor, and the gate leakage of FinFET devices increases. Large and other problems, to achieve the effect of solving the degradation of the maximum operating gate voltage, increasing the maximum operating frequency, and increasing the maximum driving current

Inactive Publication Date: 2017-05-17
NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD
View PDF3 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, due to the direct contact between the gate metal and the sidewall two-dimensional electron gas channel (2DEG), the Schottky barrier is lower, and the dry etching process inevitably damages the sidewall, making the gate leakage of FinFET devices increases, the maximum driving gate voltage decreases, and finally leads to lower driving current of the device (see the literature Shenghou Liu et al., Enhancement-Mode Operation of Nanochannel Array (NCA) AlGaN / GaN HEMTs, IEEE Electron DeviceLett., vol.33, no.3,pp.354-356,2012)
Although the leakage problem can be solved by an insulated gate structure (MIS), the gate dielectric will also cover the upper part of the barrier layer, so that the top and both sides of the three-dimensional fins form a MIS structure, but this increases the top gate and channel. The control ability of the top gate is greatly reduced, and the frequency characteristics are degraded, which ultimately makes it difficult to fully utilize the advantages of the FinFET structure.
[0006] A Chinese patent application discloses a multi-channel fin structure AlGaN / GaN high electron mobility transistor structure and manufacturing method, which mainly solves the problems of poor gate control ability of existing multi-channel devices and low current of FinFET devices
[0007] A Chinese patent application discloses a T-gate N-plane GaN / AlGaN fin-type high electron mobility transistor, which mainly solves the problems of low maximum oscillation frequency, large ohmic contact resistance and serious short channel effect of existing microwave power devices
[0008] Although the above two solutions respectively solve the problems of GaN multi-channel and N-surface structure gate control capability and output current, there are still obvious deficiencies: the traditional GaN-based fin structure is mainly used, and the gates on both sides of the fin are directly connected to the side 2DEG contact at the wall, such as "N-plane GaN-based fin-type high electron mobility transistor and its fabrication method" figure 1 As shown, this will have two adverse effects, one is the low side gate Schottky barrier height, which will lead to large gate leakage; the other is that the side gate of the Schottky contact will introduce large parasitic capacitance, reducing the device frequency characteristic

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • GaN side wall insulated gate fin-type high-electron mobility transistor and manufacturing method thereof
  • GaN side wall insulated gate fin-type high-electron mobility transistor and manufacturing method thereof
  • GaN side wall insulated gate fin-type high-electron mobility transistor and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] Example 1: Prepare a SiC substrate, the buffer layer is AlN / GaN, the barrier layer is AlGaN, the sidewall dielectric is SiN, the three-dimensional fin width is 120nm, and the gate metal is Pt / Au GaN sidewall insulating gate fin type height Electron mobility transistor, the process is:

[0047] 1) On the SiC substrate, using metal organic chemical vapor deposition technology MOCVD, first grow 200nm AlN at 1050°C, and then grow a 1.5μm unintentionally doped GaN layer at 1050°C to form a buffer layer 2, Subsequently, an AlGaN barrier layer 3 with a thickness of 28 nm is grown on the buffer layer 2 with an Al composition of 25%.

[0048] 2) Make a photolithographic mask on the barrier layer 3, and then use sputtering to deposit metal stacks, and obtain isolated metal blocks at both ends through a lift-off process, and finally place them on the N 2 Rapid thermal annealing is performed in the atmosphere to form the source 4 and the drain 5 . The deposited metals are Ti, Al,...

Embodiment 2

[0058] Example 2: Prepare Si substrate, the buffer layer is AlGaN / GaN, the barrier layer is AlN, and the side wall dielectric is Al 2 o 3 , the three-dimensional fin width is 300nm, the gate metal is Ni / Pt / Au GaN sidewall insulated gate fin type high electron mobility transistor, the process is:

[0059] 1) On the SiC substrate, a 1.0 μm non-intentionally doped AlGaN layer (Al composition 5%) and a 1.0 μm GaN layer were grown at 1000 ° C by metal organic chemical vapor deposition technology MOCVD to form a buffer layer 2, and then grow an AlN barrier layer 3 with a thickness of 3 nm on the buffer layer 2.

[0060] 2) Make a photolithographic mask on the barrier layer 3, then use electron beam evaporation to deposit a metal stack, and obtain isolated metal blocks at both ends through a lift-off process, and finally in N 2 Rapid thermal annealing is performed in the atmosphere to form the source 4 and the drain 5 . The deposited metals are Ti, Al, Mo and Au from bottom to top...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a GaN side wall insulated gate fin-type high-electron mobility transistor and manufacturing method thereof. A transistor structure of the invention orderly comprises a substrate, a buffer layer, a barrier layer and a passivation layer from bottom to top; a source electrode is arranged at one end above the barrier layer, and a drain electrode is arranged at another end above the barrier layer; the passivation layer is arranged above the barrier layer between the source electrode and the drain electrode; and a groove is formed in the passivation layer; the high-electron mobility transistor is characterized by further comprising a GaN based three-dimensional fin and a gate electrode, and an insulating medium is arranged on a side wall of the GaN based three-dimensional fin; a part of the gate electrode is covered on the barrier layer in the groove to form the Schottky contact; another part of the gate electrode is covered on the insulating medium on the side wall of the GaN based three-dimensional fin to form an insulated gate structure. The GaN based three-dimensional fin type device has the advantages of being small in gate electric leakage, high in output current, good in gate-control capacity and high in frequency characteristics, and can be used for a large-power microwave power device.

Description

technical field [0001] The invention belongs to the technical field of semiconductor device preparation, in particular to a GaN sidewall insulating gate fin type high electron mobility transistor and a manufacturing method thereof. [0002] technical background [0003] The third-generation semiconductor GaN-based high electron mobility transistor (HEMT) has the advantages of high output power density, wide bandgap, high saturation speed, high breakdown field strength, etc. Mainstream technology has strongly promoted the development of wireless base stations, satellite communications, medical care, radar, green energy and other fields. By shrinking the device size vertically and laterally, the frequency of GaN planar devices continues to increase. However, due to the limitation of the thickness of the barrier layer, further shrinking the gate length will lead to weakened gate electrostatic control ability, increased device leakage, deterioration of short channel effects (SCE...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L21/336
CPCH01L29/785H01L29/66787
Inventor 张凯孔月婵孔岑陈堂胜
Owner NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products