n+-Si/i-Ge/p+-Ge structure PIN photodetector and preparation method thereof
A photodetector, N-type technology, used in semiconductor/solid-state device manufacturing, circuits, electrical components, etc., can solve the problem of increasing the surface roughness of the Ge/Si buffer layer and reducing the screw dislocation density of the Ge epitaxial layer. Ge epitaxial layer screw dislocation and other problems, to achieve the effect of reducing dislocation density and surface roughness, short process cycle, and low thermal budget
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0048] See figure 1 , figure 1 A kind of n provided for the embodiment of the present invention + -Si / i-Ge / p + -Schematic diagram of the fabrication method of the Ge-structured PIN photodetector. The method comprises the steps of:
[0049] Step a, select Si substrate;
[0050] Step b, growing a Ge seed layer on the surface of the Si substrate under the first temperature range;
[0051] Step c, growing a Ge host layer on the surface of the Ge seed layer under a second temperature range;
[0052] Step d, growing a second Si layer on the surface of the Ge host layer;
[0053] Step e, heating the entire substrate material including the single crystal Si substrate, the first Ge seed layer, and the second Ge host layer to 700°C, and continuously adopting a laser process to crystallize the entire substrate Materials, where the laser wavelength is 808nm, the laser spot size is 10mm×1mm, and the laser power is 1.5kW / cm 2 , the laser moving speed is 25mm / s to form a crystallized...
Embodiment 2
[0077] See Figure 4a-Figure 4i , Figure 4a-Figure 4i A kind of n provided for the embodiment of the present invention + -Si / i-Ge / p + -Schematic diagram of the process structure of the Ge structure PIN photodetector preparation method. This embodiment describes the technical solution of the present invention in detail on the basis of the above embodiments. Specifically, the method may include:
[0078] S101. Substrate selection. Such as Figure 4a As shown, the selected doping concentration is 5×10 18 cm -3 The P-type single crystal silicon (Si) substrate sheet (001) 100 is the initial material;
[0079] S102, Ge epitaxial layer growth.
[0080] S1021, such as Figure 4b As shown, the first epitaxial layer is grown. growing a 40-50 nm Ge seed layer 102 on the single crystal Si substrate by using a CVD process at a temperature of 275° C. to 325° C.;
[0081] S1022, growing the second Ge epitaxial layer. Such as image 3 As shown in c, at a temperature of 500° C. ...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


