Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Gamma-boron synchronous diffusion process mesa structure thyristor chip and manufacturing process thereof

A technology of synchronous diffusion and mesa structure, applied in the direction of thyristor, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of large lateral resistance in short base region, slow turn-on speed, long high temperature diffusion time, etc., to save production costs, The effect of high lateral resistance and short diffusion time

Pending Publication Date: 2018-11-16
江苏吉莱微电子股份有限公司
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] However, this type of traditional process has the following disadvantages: the high-temperature diffusion time of the coated source boron expansion process is long, the capacitance is high, and αnpn is small, resulting in a large difference between the breakdown voltage VBR and the conduction voltage VBO, which deteriorates the characteristics and slows the turn-on speed. ; and open tube gallium expansion process although the time is short, VBR is close to the turn-on voltage VBO, but the lateral resistance of the short base area is relatively large, which is not conducive to the manufacture of thyristors with large sustain or large trigger, and it is difficult to meet the application requirements

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Gamma-boron synchronous diffusion process mesa structure thyristor chip and manufacturing process thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] A gallium boron synchronous diffusion process mesa structure thyristor chip, the chip includes N + Type cathode region 1, front P-type short base region 2, silicon single wafer 6 (silicon single crystal intrinsic region), back P-type region 10, two ends of the chip are provided with isolation diffusion regions 12, and the front surface of the chip is provided with SiO 2 The protective film 5 is provided with a metal electrode 9 on the back surface, and the front P-type short base area 2 on the front of the chip is provided with a front trench 4, and the back side is provided with a back stress balance groove 13 in the communication isolation diffusion area 12, and a back stress balance groove 13 is provided in the front trench. A glass passivation film is provided, a glass film is provided in the back stress balance groove, a gate aluminum electrode 7 and a cathode aluminum electrode 8 are provided between the front grooves 4, and a cathode aluminum electrode 8 is provi...

Embodiment 2

[0039] A gallium boron synchronous diffusion process mesa structure thyristor chip, the chip includes N + Type cathode area 1, front P-type short base area 2, silicon single wafer 6 (silicon single crystal intrinsic area), back P-type area 10, two ends of the chip are provided with isolation diffusion areas 12, and the front surface of the chip is provided with SiO 2 The protective film 5 is provided with a metal electrode 9 on the back surface, and the front P-type short base area 2 on the front of the chip is provided with a front trench 4, and the back is provided with a back stress balance groove 13 in the communication isolation diffusion area 12, and the front trench is provided with a back stress balance groove 13. A glass passivation film is provided, a glass film is provided in the back stress balance groove, a gate aluminum electrode 7 and a cathode aluminum electrode 8 are provided between the front grooves 4, and a cathode aluminum electrode 8 is provided below the...

Embodiment 3

[0051] A gallium boron synchronous diffusion process mesa structure thyristor chip, the chip includes N + Type cathode area 1, front P-type short base area 2, silicon single wafer 6 (silicon single crystal intrinsic area), back P-type area 10, two ends of the chip are provided with isolation diffusion areas 12, and the front surface of the chip is provided with SiO 2 The protective film 5 is provided with a metal electrode 9 on the back surface, and the front P-type short base area 2 on the front of the chip is provided with a front trench 4, and the back is provided with a back stress balance groove 13 in the communication isolation diffusion area 12, and the front trench is provided with a back stress balance groove 13. A glass passivation film is provided, a glass film is provided in the back stress balance groove, a gate aluminum electrode 7 and a cathode aluminum electrode 8 are provided between the front grooves 4, and a cathode aluminum electrode 8 is provided below the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Resistanceaaaaaaaaaa
Resistanceaaaaaaaaaa
Resistanceaaaaaaaaaa
Login to View More

Abstract

The invention discloses a gamma-boron synchronous diffusion process mesa structure thyristor chip and a manufacturing process thereof. The chip comprises an N+-type cathode region 1, a front P-type short base region, a silicon single crystal wafer and a back P-type region which are arranged from the top to bottom. Two ends of the chip are provided with communicated isolation diffusion regions, thefront surface of the chip is provided with a SiO2 protective film, and the back surface is provided with a metal electrode. The front P-type short base region of the front side of the chip is internally provided with front trenches, and the back is provided with back stress balance grooves at the communicated isolation diffusion regions. A gate aluminum electrode and a cathode aluminum electrodeare arranged between the front trenches, and the N+-type cathode region is arranged under the cathode aluminum electrode in the front P-type short base region. According to the chip and the manufacturing process, the characteristic that a gallium diffusion coefficient is larger than a boron diffusion coefficient is utilized, a gamma-boron synchronous diffusion process is used, low vivo concentration and low capacitance can be obtained, thus a breakdown voltage VBR is close to a switch-on voltage VBO, a high surface concentration and short base region lateral resistance can be obtained, at thesame time, the diffusion time is short, and the production cost is saved.

Description

technical field [0001] The invention relates to the technical field of manufacturing power semiconductor devices, in particular to a gallium-boron synchronous diffusion process mesa-structure thyristor chip and a manufacturing process thereof. Background technique [0002] In the existing thyristor, when the voltage between the cathode and the anode exceeds a certain value, or a current of a certain value is applied between the cathode and the gate level, the thyristor is quickly turned on. [0003] In order to improve the dv / dt capability of the thyristor and prevent false conduction, the structure of the short-circuited emitter cathode is often adopted. In fact, the design of the short-circuit point is various. Now, a single model is used to discuss the relationship between the maintenance current and the device parameters. . According to the analysis results of the P.S.Radercht model, the maintenance current IH is: [0004] IH=(2πV K W 2 ) / (ρ 2 ln(b / a)) [0005] Amo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/74H01L29/06H01L21/332
CPCH01L29/0684H01L29/66363H01L29/74
Inventor 宋锐周健候云娣
Owner 江苏吉莱微电子股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products