Check patentability & draft patents in minutes with Patsnap Eureka AI!

Formation method of fin field effect transistor structure

A fin field effect and transistor technology, which is applied in semiconductor devices, semiconductor/solid state device manufacturing, electrical components, etc., can solve the problem of poor control of height and width, poor fin shape uniformity, and threshold voltage of fin field effect transistors. Offset and other issues, to achieve the effect of reducing the difficulty of etching process, reducing process cost, and shortening the cycle

Active Publication Date: 2021-04-30
SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the height and width of the fins formed by this method are not well controlled; and the shape uniformity of the edges and sidewalls of the formed fins is poor
This will shift the threshold voltage of the FinFET and affect the stability of the FinFET

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Formation method of fin field effect transistor structure
  • Formation method of fin field effect transistor structure
  • Formation method of fin field effect transistor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The specific embodiment of the present invention will be further described in detail below in conjunction with the accompanying drawings.

[0033] It should be noted that, in the following specific embodiments, when describing the embodiments of the present invention in detail, in order to clearly show the structure of the present invention for the convenience of description, the structures in the drawings are not drawn according to the general scale, and are drawn Partial magnification, deformation and simplification are included, therefore, it should be avoided to be interpreted as a limitation of the present invention.

[0034] In the following specific embodiments of the present invention, please refer to figure 2 , figure 2 It is a schematic flow chart of a method for forming a fin field effect transistor structure according to a preferred embodiment of the present invention; meanwhile, please refer to Figure 3 to Figure 9 , Figure 3 to Figure 9 is based on ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a method for forming a Fin Field Effect Transistor structure, comprising the following steps: Step S01: providing a semiconductor substrate, and sequentially depositing a dielectric layer and a hard mask layer on the semiconductor substrate; Step S02: Deposit a silicon dioxide layer on the hard mask layer; step S03: pattern the silicon dioxide layer to form a first fin; step S04: use hydrogen as a reducing agent to reduce the silicon dioxide material in the first fin to Elemental silicon to form the second fin; step S05: remove the hard mask layer and dielectric layer material in the area other than the area below the second fin; step S06: form the second fin across the top and sidewall of the second fin part of the gate structure. The invention avoids direct etching of silicon material, reduces the difficulty of etching process, can precisely control the width and height of fins, and is compatible with conventional silicon-based VLSI manufacturing technology, and has the advantages of simplicity, convenience and short cycle time The characteristics reduce the process cost.

Description

technical field [0001] The present invention relates to the technical field of integrated circuit manufacturing, and more particularly, to a method for forming a Fin Field Effect Transistor structure. Background technique [0002] With the continuous development of semiconductor technology, traditional planar devices have been difficult to meet people's demand for high-performance devices. [0003] A Fin Field-Effect Transistor (Fin Field-Effect Transistor, FinFET) is a three-dimensional device, including fins vertically formed on a substrate and stacked gates intersecting the fins. This design can greatly improve circuit control and reduce leakage, and can also greatly shorten the gate length of the transistor. [0004] see figure 1 , figure 1 It is a schematic diagram of a three-dimensional structure of an existing fin field effect transistor. Such as figure 1 As shown, the fin field effect transistor structure includes: a semiconductor substrate 10 at the bottom laye...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336
CPCH01L29/66795
Inventor 曾绍海李铭陈张发
Owner SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More