Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Delayed avalanche semiconductor device for inhibiting fringe electric field

A fringe electric field, semiconductor technology, applied in semiconductor devices, electrical components, circuits, etc., can solve the problems of short working life, increased cost, instability, etc. Effect

Pending Publication Date: 2022-08-05
XIDIAN UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the traditional switch has short working life, high cost, low efficiency, large volume, unstable operation, easy to be interfered by external factors, and difficult to trigger synchronously.
With the development of the semiconductor industry, modern semiconductor switches have been well developed due to their advantages such as good stability, small size, and long life, but such switches cannot meet the requirements of high voltage and high repetition frequency at the same time
Under the premise of ensuring a high repetition rate, to achieve a high voltage, multiple low-voltage devices need to be connected in series and parallel to form a combined device, which increases the cost, complicates the circuit structure, and is not easy to trigger synchronously

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Delayed avalanche semiconductor device for inhibiting fringe electric field

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The present invention will be described in further detail below with reference to specific embodiments, but the embodiments of the present invention are not limited thereto.

[0025] See figure 1 , a delayed avalanche semiconductor device for suppressing fringing electric field, comprising: N+ type substrate 1 , cathode 2 , P-drift region 3 , P+ active region 4 , oxide layer 5 , anode 6 and side electrode 7 .

[0026] The cathode 2, the N+ type substrate 1 and the P-drift region 3 are arranged in order from bottom to top.

[0027] The interface between the cathode 2 and the N+ type substrate 1 is an ohmic contact.

[0028] Ion implantation is performed on the P-drift region 3 to form a P+ active region 4 inside the P-drift region 3 .

[0029] The anode 6 is located above the P+ active region 4 , and the interface between the anode 6 and the P+ active region 4 is in ohmic contact; oxide layers 5 are respectively provided on both sides of the anode 6 .

[0030] The con...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a delayed avalanche semiconductor device for inhibiting a fringe electric field. The delayed avalanche semiconductor device comprises an N + type substrate, a cathode, a P-drift region, a P + active region, an anode, an oxide layer and a side electrode, the cathode, the N + type substrate and the P-drift region are sequentially arranged from bottom to top; the cathode is in ohmic contact with the interface of the N + type substrate; performing ion implantation on the P-drift region to form a P + active region; the anode is positioned above the P + active region and is in ohmic contact with an interface of the P + active region; oxide layers are arranged on the two sides of the anode respectively; side electrodes are arranged on the side surface of the P-drift region and the side surface of the N + type substrate; the interface between the side electrode and the P-drift region is Schottky contact; and the side electrode is interconnected with the cathode through metal. According to the invention, the P + active region is formed in the P-drift region through ion implantation, and the side electrode is deposited on the side surface of the P-drift region and extends to the whole N + type substrate, so that the device is prevented from being broken down in advance at the edge before avalanche, and the avalanche reliability of the device is improved.

Description

technical field [0001] The invention belongs to the technical field of power semiconductor devices, and in particular relates to a delayed avalanche semiconductor device for suppressing fringe electric fields. Background technique [0002] Since the rise of pulse power technology in the 1960s, high-power fast pulse technology has been widely used in many cutting-edge technology fields such as ultra-wideband radar, electromagnetic pulse generator, detection radar and microwave electronics. In practical high-power pulse applications, in the face of ultra-high-voltage pulses, it is necessary to cut off kiloampere-level currents within nanoseconds. Traditional switches cannot meet the requirements, and high-power fast pulse switches are particularly important. [0003] Prior to this, conventional switches have been widely used, including explosion switches, squibs, vacuum tubes, spark gaps, and thyratrons. However, the traditional switch has short working life, high cost, low e...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/06H01L29/861
CPCH01L29/0619H01L29/861
Inventor 汤晓燕霍争斌张玉明宋庆文袁昊
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products