A capacitor and a transistor and the producing method
A manufacturing method and transistor technology, which are applied to transistors and uniaxial strain transistors and their manufacturing, capacitors and transistors and their manufacturing fields, can solve the problems of CMOS process technology being difficult to realize and difficult to integrate, and achieve high-speed performance improvement, The effect of increasing the drive current
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0043] Embodiment 1: Utilize the capacitor that the insulating plug of different permittivity constitutes and manufacturing method thereof:
[0044] Please also refer to Figure 1A , Figure 1B , figure 2 and image 3 , Figure 1B With figure 2 The I-I profile correlates, image 3 it's for Figure 1B The equivalent circuit diagram of a capacitor.
[0045] As shown in the figure, the capacitor provided by the present invention using insulating plugs with different dielectric constants is integrated with the shallow trench isolation structure. First, the low-permittivity insulating plug 112 and the high-permittivity insulating plug 114 are disposed in the substrate 100, wherein the low-permittivity insulating plug 112 at least defines a capacitor region 106, and the high-permittivity insulating plug 114 is located in the capacitive region 106 and separates the capacitive region 106 into a first electrode region 108a and a second electrode region 108b. The high dielectr...
Embodiment 2
[0056] Embodiment 2: A transistor made of insulating plugs with different dielectric constants and its manufacturing method
[0057] Vertical NMOS Transistor
[0058] Please refer to Figure 4A and Figure 4B , which is a schematic structural diagram of a vertical NMOS transistor.
[0059] As shown in the figure, the transistor provided by the present invention using insulating plugs with different dielectric constants is integrated with the shallow trench isolation structure. First, the low dielectric constant insulating plug 412 and the high dielectric constant insulating plug 414 are disposed in the substrate 400, wherein the low dielectric constant insulating plug 412 defines an active area AA, and the high dielectric constant insulating plug 414 It is located in the active area AA and separates the active area AA into a gate area 408b and a source / drain area 408a. The high dielectric constant insulating plug 414 serves as the gate insulating layer of the transistor. ...
Embodiment 3
[0090] Embodiment 3: A strained transistor and its manufacturing method formed by using an insulating plug with a thermal expansion coefficient different from that of the substrate.
[0091] 1. Transistors with biaxial tensile strain (tensile stress)
[0092] Please refer to Figure 6 and Figure 7 ,in Figure 7 for Figure 6 Section view of VII-VII. Firstly, a substrate 600 is provided, such as a single crystal silicon substrate, and a trench 602 is formed in the substrate 600, and the trench 602 defines an active area AA. Next, an insulating material with a thermal expansion coefficient greater than that of the substrate 600 is filled into the trench 602 to form an insulating plug 612 . The optional insulating material can be zirconia (ZrO2 ), block talc (MgOSiO 2 ), alumina (Al 2 o 3 ), silicon carbide (SiC), silicon nitride (SiN) or other materials with similar properties, please refer to Table 1 for their properties.
[0093] Next, a transistor T is formed in the...
PUM
| Property | Measurement | Unit |
|---|---|---|
| Thickness | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 