DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit

A digital circuit and design method technology, applied in the field of digital random sequence cryptography, can solve problems such as analysis and explanation not given, and achieve the effect of simple structure, ensuring complexity and robustness

Inactive Publication Date: 2011-06-01
JIANGXI UNIV OF SCI & TECH
View PDF3 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the general discussion, only the phase diagram of the attractor is obtained, even if the

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit
  • DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit
  • DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0062] Example 1: Design and implement hyperchaos System digital circuit

[0063] The invention carries out the digital circuit design of the hyperchaotic system based on the optimized discretization equation group. Using the first-order difference formula (5) to convert hyperchaos The differential equations of system (2) are discretized, and the optimized iterative equations are obtained as follows:

[0064] (7)

[0065] In (7) the sampling frequency The linear term and nonlinear term that can act on the chaotic system at the same time will become a global gain in the next digital circuit design, thereby optimizing the circuit design and facilitating signal control and amplitude limitation. It becomes a global gain module and does not directly perform multiplication operations with each vector, reducing the use of modules such as multipliers, thereby improving the calculation accuracy of the nonlinear te...

Embodiment 2

[0070] Example 2: Design and implement hyperchaos with variable time delay System digital circuit

[0071] in four dimensions The time-delay disturbance term is introduced into the mathematical model of system (2):

[0072] (8)

[0073] Introduced in the above formula is vector of lags, variable is the delay gain, is the time lag. Correspondingly, the following is introduced in the discrete system (7) sequence lag

[0074] (9)

[0075] where the variable is the delay gain of the time-delay system, is the time lag, and its proper assignment can make the new system enter the chaotic state. For a discretized system, the time lag must be an integer multiple of the reciprocal of the sampling frequency, that is, . introduce N The value before sampling time is fed back to the system as the time-delay control quantity, so that the dynamic behavior of the system can be adjusted and controlle...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a digital signal processor (DSP) Builder-based time-varying delay hyperchaos digital circuit design method and a DSP Builder-based time-varying delay hyperchaos digital circuit design circuit. The method comprises the following steps of: expanding a three-dimensional classical system Lu into a novel four-dimensional supersystem, performing discretization processing on a hyperchaos system Lu through an optimized discretization equation, and designing a digital circuit realizing a hyperchaos system group; designing digital integrator which conveniently adjusts sampling frequency; and respectively introducing a fixed time delay and time-varying delay controller into a digital system to form a time-varying delay hyperchaos digital circuit. The circuit has high time-varying delay hyperchaos sequence randomness and high generating speed, and the circuit adopts simple logical and algebraic operation, is conveniently realized by using hardware and is relatively low in cost. Moreover, a time-varying delay hyperchaos sequence generated by the digital circuit has extremely high complexity and stability, can serve as a practical chaotic modulation and chaotic encryption signal, and can be widely applied to the field of information security cryptography with higher requirements on confidentiality and reliability.

Description

technical field [0001] The invention belongs to the chaotic sequence generation technology in nonlinear dynamics, in particular to the field of digital random sequence cryptography in information security cryptography. Background technique [0002] Lorenz Equation was the first chaos model and became the paradigm of later chaos research. Positivity of classical low-dimensional chaotic systems Lyapunov The number of exponents is small, and the complexity of the system is not enough, which will be limited due to the narrow bandwidth in specific practical applications. A hyperchaotic system proposed by feedback extending the system dimension, with two or more positive Lyapunov The index, the phase space trajectory is separated in more directions, and its dynamic behavior is more complex, which can better meet the practical needs of spread spectrum, secure communication, and radar synchronization control. In recent years, researchers have carried out fruitful explorations ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G05B17/02
Inventor 张小红张之光
Owner JIANGXI UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap