Strained SiGe BiCMOS (bipolar complementary metal oxide semiconductor) integrated device and preparation method

A technology for integrating devices and devices, which is applied in the field of strained SiGe BiCMOS integrated devices and its preparation, which can solve problems such as unsatisfactory photolithography technology, difficulty in meeting the design of Si-based process devices, and affecting device performance.

Inactive Publication Date: 2012-10-17
XIDIAN UNIV
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, with the continuous development of integrated circuit technology, the feature size of the chip continues to shrink. In the miniaturization process of the Si chip manufacturing industry, it is faced with the challenges of material physical properties, manufacturing process technology, device structure, etc.; for example, when the feature size is smaller than Due to problems such as tunneling leakage current and reliability when it is below 100nm, the traditional gate dielectric material SiO 2 It cannot meet the requirements of low power consumption; the short channel effect and narrow channel effect of nanometer devices are becoming more and more obvious, which seriously affects the device performance; traditional lithography technology cannot meet the increasingly shrinking lithography precision; It is becoming more and more difficult to meet the needs of the design

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Strained SiGe BiCMOS (bipolar complementary metal oxide semiconductor) integrated device and preparation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0089] Embodiment 1: The strained SiGe BiCMOS integrated device and the circuit that the channel length is prepared are 22nm,

[0090] Specific steps are as follows:

[0091] Step 1, epitaxial growth.

[0092] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 150nm, and the upper material is doped with a concentration of 1×10 16 cm -3 N-type Si with a thickness of 100nm;

[0093] (1b) Thermally oxidize a layer of SiO with a thickness of 300nm on the substrate surface 2 layer;

[0094] (1c) Lithograph the buried layer region, implant N-type impurities into the buried layer region, and anneal at 800°C for 90 minutes to activate the impurities to form an N-type heavily doped buried layer region (impurity concentration ≥ 10 20 cm -3 ).

[0095] Step 2, isolation area preparation.

[0096] (2a) Remove the excess oxide layer on the surface, and epitaxially grow a layer with a ...

Embodiment 2

[0137] Embodiment 2: the strained SiGe BiCMOS integrated device and the circuit that the channel length of preparation is 130nm,

[0138] Specific steps are as follows:

[0139] Step 1, epitaxial growth.

[0140] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 300nm, and the upper material is doped with a concentration of 5×10 16 cm -3 N-type Si with a thickness of 120nm;

[0141] (1b) Thermally oxidize a layer of SiO with a thickness of 400nm on the substrate surface 2 layer;

[0142] (1c) Lithograph the buried layer region, implant N-type impurities into the buried layer region, and anneal at 900°C for 45 minutes to activate the impurities to form an N-type heavily doped buried layer region (impurity concentration ≥ 10 20 cm -3 ).

[0143] Step 2, isolation area preparation.

[0144] (2a) Remove the excess oxide layer on the surface, and epitaxially grow a layer with a...

Embodiment 3

[0185] Embodiment 3: preparation of strained SiGe BiCMOS integrated devices and circuits with a channel length of 350nm,

[0186] Specific steps are as follows:

[0187] Step 1, epitaxial growth.

[0188] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 400nm, and the upper material is doped with a concentration of 1×10 17 cm -3 N-type Si with a thickness of 150nm;

[0189] (1b) Thermally oxidize a layer of SiO with a thickness of 500nm on the surface of the substrate 2 layer;

[0190] (1c) Photoetching the buried layer region, implanting N-type impurities into the buried layer region, and annealing at 950° C. for 30 minutes to activate the impurities to form an N-type heavily doped buried layer region.

[0191] Step 2, isolation area preparation.

[0192] (2a) Remove the excess oxide layer on the surface, and epitaxially grow a layer with a doping concentration of 1×10 ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a strained SiGe BiCMOS (bipolar complementary metal oxide semiconductor) integrated device and a preparation method. The preparation method comprises on-chip preparing a buried layer on an SOI (silicon on insulator) substrate, growing an N-type Si epitaxy, preparing deep trench isolation, and preparing a conventional Si bipolar transistor on a bipolar device region; growing a strained SiGe material on the substrate at 600 to 800 DEG C, etching the active region of an MOS (metal oxide semiconductor) device by lithography, adjusting the threshold value of the MOS device region by ion implantation process, depositing SiO2 and polysilicon on the active region of the MOS device, etching to form a pseudo gate, preparing the source and drain region of the MOS device by self-alignment process respectively, growing a SiO2 layer on the substrate surface, removing the pseudo gate, preparing La2O3 in the impressed groove of the pseudo gate to obtain a gate dielectric, preparing a gate from the gate dielectric and tungsten (W), etching a passivation layer to form the lead holes of the drain, source and gate, metalizing, sputtering metal, and etching leads by lithography to obtain the strained SiGe BiCMOS integrated device and circuit.

Description

technical field [0001] The invention belongs to the technical field of semiconductor integrated circuits, in particular to a strained SiGe BiCMOS integrated device and a preparation method. Background technique [0002] Semiconductor integrated circuit technology is the core technology of high-tech and information industry, and has become an important symbol to measure a country's scientific and technological level, comprehensive national strength and national defense strength, while microelectronic technology represented by integrated circuits is the key to semiconductor technology; Industry is the basic industry of the country. The reason why it develops so fast is not only the huge contribution of technology itself to economic development, but also its wide applicability. [0003] Gordon Moore, one of the founders of Intel, proposed "Moore's Law" in 1965, which states that the number of transistors on an integrated circuit chip doubles about every 18 months, and the perfo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/06H01L21/8249
Inventor 张鹤鸣周春宇宋建军胡辉勇宣荣喜舒斌王斌郝跃
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products