Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low-temperature poly-silicon TFT array substrate, manufacturing method thereof and display device

A low-temperature polysilicon and polysilicon technology, used in semiconductor/solid-state device manufacturing, electrical components, electrical solid-state devices, etc., can solve the problems of complex preparation process, high preparation cost, low process yield, etc., to improve process yield, reduce Process cost and the effect of reducing process complexity

Active Publication Date: 2014-10-01
BOE TECH GRP CO LTD
View PDF5 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] In summary, at least 8 to 9 photolithography processes are required to form figure 1 The shown low-temperature polysilicon thin film field effect transistor array substrate includes a polysilicon active layer, a doped storage capacitor, a gate, an interlayer insulating layer contact hole, a source-drain electrode, a passivation layer via hole, a planarization layer, a pixel electrode and The pixel definition layer leads to longer process time and lower process yield, which makes the manufacturing process complicated and the manufacturing cost is higher

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-temperature poly-silicon TFT array substrate, manufacturing method thereof and display device
  • Low-temperature poly-silicon TFT array substrate, manufacturing method thereof and display device
  • Low-temperature poly-silicon TFT array substrate, manufacturing method thereof and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0042] According to one aspect of the present invention, in order to reduce the number of photolithography in the process of preparing a low-temperature polysilicon thin-film field-effect transistor array substrate, the present invention provides a method for preparing a low-temperature polysilicon thin-film field-effect transistor array substrate. The method uses three process technologies , that is: semi-transparent mask plate masking process, film lift-off process, and gate (gate line) and source-drain electrode (data line) deposition on the same layer, so that the number of photolithography processes for preparing low-temperature polysilicon thin film field effect transistor array substrate Down to 4 times. Among them...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low-temperature poly-silicon TFT array substrate, a manufacturing method of the low-temperature poly-silicon TFT array substrate and a display device. The manufacturing method comprises the steps that based on the step type photoresist technology, a poly-silicon active layer and a poly-silicon storage capacitor lower electrode plate are formed on the substrate at the same time on the basis of the primary photolithography technique; a gate insulation layer is formed on the poly-silicon active layer and the poly-silicon storage capacitor lower electrode plate; a metal layer is formed on the gate insulation layer, and is etched to form a grid electrode, a grid wire connected with the grid electrode, a source electrode, a drain electrode and a data line connected with the source electrode and the drain electrode; a passivation layer, a photoresist layer and a pixel electrode layer are formed in sequence, picture composition fabrication processing is carried out on the passivation layer, the photoresist layer and the pixel electrode layer, inter-layer insulation layer via holes and patterns of a pixel electrode are formed on the basis of the primary photolithography technique; a pixel definition layer is formed on the pixel electrode. According to the low-temperature poly-silicon TFT array substrate, the manufacturing method of the low-temperature poly-silicon TFT array substrate and the display device, the frequency of the photolithography technique on the low-temperature poly-silicon TFT array substrate is reduced, the technique yield is improved, and technique cost is lowered.

Description

technical field [0001] The present invention relates to the technical field of preparation of active matrix organic light-emitting diode displays, in particular to a low-temperature polysilicon thin film field-effect transistor (Thin Film Transistor, TFT) array substrate and a preparation method thereof, and a display having the low-temperature polysilicon thin film field-effect transistor array substrate device. Background technique [0002] Compared with liquid crystal displays, organic light-emitting diode displays have the advantages of fast response, light weight, bendability and wide viewing angles. The active matrix organic light emitting diode (Active Matrix Organic Light Emitting Diode, AMOLED) has the advantages of small driving current and low power consumption, and is suitable for high-resolution displays. The active matrix organic light emitting diode architecture can be driven by amorphous silicon, polysilicon, oxide semiconductor or organic thin film transist...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/77H01L27/12
CPCH01L27/1237H01L27/124H01L27/1288H01L27/1255H10K59/1201H10K59/1213
Inventor 龙春平梁逸南刘政王祖强田雪雁
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products