Semiconductor device and preparation method thereof and electric device
A technology of electronic devices and semiconductors, which is applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, electric solid-state devices, etc., and can solve problems such as serious masking effects of photoresist layers
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0041] The semiconductor device and the preparation method of the present invention will be further described below in conjunction with the accompanying drawings, wherein, Figures 1a-1k It is a schematic diagram of the preparation process of the semiconductor device described in the present invention; figure 2 It is a process flow chart for preparing the semiconductor device of the present invention.
[0042] Step 101 is executed to provide a semiconductor substrate 101 and perform ion implantation to form a well.
[0043]In this step, the semiconductor substrate 101 may be at least one of the materials mentioned below: silicon, silicon-on-insulator (SOI), silicon-on-insulator (SSOI), silicon-germanium-on-insulator (S- SiGeOI), silicon germanium on insulator (SiGeOI) and germanium on insulator (GeOI), etc.
[0044] Wherein the semiconductor substrate 101 includes a logic area and an active area, wherein an SRAM device can be formed in the active area, and the active area fu...
Embodiment 2
[0096] The present invention also provides a semiconductor device, and the present invention also provides a semiconductor device, and the semiconductor device is prepared by the method described in Embodiment 1.
[0097] The semiconductor device includes:
[0098] A semiconductor substrate 101, the semiconductor substrate includes a logic region and an active region, wherein the active region includes NMOS and PMOS to serve as a pull-down transistor and a pull-up transistor respectively, and the PMOS is formed in the logic region to serve as logic region pull-down transistor;
[0099] The fin 102 is located on the semiconductor substrate, and the fin has a stepped structure, wherein the stepped structure;
[0100] an isolation material layer 106 located on the semiconductor substrate and covering part of the fins;
[0101] Wherein, in the pull-up transistor, a phosphorus-containing material layer 105 is formed on the surface of the fins of the stepped structure, wherein a p...
Embodiment 3
[0109] The present invention also provides an electronic device, including the semiconductor device described in the second embodiment. Wherein, the semiconductor device is the semiconductor device described in the second embodiment, or the semiconductor device obtained according to the preparation method described in the first embodiment.
[0110] The electronic device of this embodiment can be any electronic product or equipment such as mobile phone, tablet computer, notebook computer, netbook, game console, TV set, VCD, DVD, navigator, camera, video recorder, voice recorder, MP3, MP4, PSP, etc. , can also be any intermediate product including the semiconductor device. The electronic device according to the embodiment of the present invention has better performance due to the use of the above-mentioned semiconductor device.
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


