Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Wafer warping elimination method and composite substrate

A composite substrate and wafer technology, applied in the direction of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of increasing device cost, high cost, increasing device process difficulty, etc., to reduce the probability of fragmentation or fragmentation, Easy to identify and locate, and the effect of eliminating warpage

Inactive Publication Date: 2018-06-19
BEIJING PINJIE ELECTRONICS TECH CO LTD
View PDF5 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] First, the warpage prevents smooth focused exposure of the entire wafer during the lithography process
[0007] Second, warpage makes it difficult for a large number of semiconductor equipment including exposure machines to automatically handle wafers
[0010] One is to increase the cost of devices based on silicon carbide materials. The greater the thickness of the silicon carbide substrate, the more materials consumed by a single wafer, and the higher the cost;
[0011] The second is that the process is cumbersome and complicated, the efficiency is low, and the yield rate is lost.
Since the setting of epitaxial growth process parameters mainly needs to consider other factors, such as defects, growth rate, etc., it is often impossible to effectively control the warpage, which leads to a wide range of warpage of GaN-on-Si wafers, increasing the difficulty of the device process

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Wafer warping elimination method and composite substrate
  • Wafer warping elimination method and composite substrate
  • Wafer warping elimination method and composite substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0042] This implementation provides a method for eliminating wafer warpage, the method comprising the steps of:

[0043] S1: Select a warped wafer 1;

[0044] S2: Deposit a layer of stress compensation film 2 with internal stress on the back of the wafer 1, so that the internal stress of the stress compensation film 2 and the internal stress of the wafer 1 cancel each other out to obtain a flat composite substrate.

[0045] The above-mentioned wafer 1 is a silicon carbide-based silicon carbide wafer or a silicon-based gallium nitride wafer.

[0046] The material of the stress compensation film 2 is preferably silicon oxide, silicon nitride or metal.

[0047] The internal stress of the above-mentioned stress compensation film 2 is compressive stress, no stress or tensile stress. Those skilled in the art can adjust the type of internal stress (compressive stress, no stress or tensile stress) of the deposited stress compensation film 2 by adjusting the process parameters of the...

Embodiment 2

[0051] This implementation provides a method for eliminating wafer warpage, the method comprising the steps of:

[0052] S1: Select a warped wafer 1;

[0053] S2: Deposit a layer of stress compensation film 2 with internal stress on the back of the wafer 1, so that the internal stress of the stress compensation film 2 and the internal stress of the wafer 1 cancel each other out to obtain a flat composite substrate.

[0054] The above-mentioned wafer 1 is a silicon carbide-based silicon carbide wafer or a silicon-based gallium nitride wafer.

[0055]The material of the stress compensation film 2 is preferably silicon oxide, silicon nitride or metal.

[0056] The internal stress of the above-mentioned stress compensation film 2 is compressive stress, no stress or tensile stress. Those skilled in the art can adjust the type of internal stress (compressive stress, tensile stress or no stress) of the deposited stress compensation film 2 by adjusting the process parameters of the ...

Embodiment 3

[0060] This implementation provides a method for eliminating wafer warpage, the method comprising the steps of:

[0061] S1: Select a warped wafer 1;

[0062] S2: Depositing a layer of stress compensation film 2 with internal stress on the back of the wafer 1, so that the internal stress of the stress compensation film 2 and the internal stress of the wafer 1 cancel each other out to obtain a flat composite substrate;

[0063] S3: Depositing an auxiliary film 3 with no internal stress on the back of the above stress compensation film 2 .

[0064] The above-mentioned wafer 1 is a silicon carbide-based silicon carbide wafer.

[0065] The material of the stress compensation film 2 is preferably silicon oxide, silicon nitride or metal.

[0066] The internal stress of the above-mentioned stress compensation film 2 is compressive stress, no stress or tensile stress. Those skilled in the art can adjust the type of internal stress (compressive stress, zero stress or tensile stress)...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a wafer warping elimination method and a composite substrate. The method comprises steps that S1, a warped wafer (1) is selected; S2, a stress compensation film (2) internallyhaving the stress is deposited at a back surface of the wafer (1), and the internal stress of the stress compensation film (2) is made to offset the internal stress of the wafer (1) to acquire a flatcomposite substrate; and the wafer (1) is a silicon carbide based silicon carbide wafer or a silicon-based gallium nitride wafer; the composite substrate comprises the wafer (1) and the stress compensation film (2), wherein the stress compensation film (2) covers the back surface of the wafer (1), the internal stress of the stress compensation film (2) is made to offset the internal stress of thewafer (1), and the wafer (1) is the silicon carbide based silicon carbide wafer or the silicon-based gallium nitride wafer. The wafer warping elimination method is advantaged in that the stress compensation film internally having the stress is deposited at the back surface of the warped wafer, the internal stress of the stress compensation film (2) is made to offset the internal stress of the wafer (1), and the warping phenomenon is eliminated.

Description

technical field [0001] The invention belongs to the technical field of semiconductor micro-nano processing, and in particular relates to a method for eliminating wafer warpage and a composite substrate prepared by the method. Background technique [0002] Silicon carbide (SiC) and gallium nitride (GaN) are two wide bandgap semiconductor materials. They have the advantages of high critical breakdown electric field strength, high saturation electron mobility, high thermal conductivity, etc., and are especially suitable for applications in microwave and high-power In the field of power transmission and energy conversion, microwave devices and power electronic devices prepared with it can carry high voltage and high current, and can work stably in harsh application environments such as high radiation and high temperature. [0003] When the ingot of the silicon carbide substrate grows, the internal stress formed by the silicon carbide crystal is relatively large. When the silico...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/02H01L29/16
CPCH01L21/02016H01L29/1608
Inventor 何钧
Owner BEIJING PINJIE ELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products