An enhanced hemt device with a p-type buried layer structure and its preparation method

Abstract

An enhanced HEMT device with a P-type buried layer structure and a preparation method thereof belong to the field of semiconductor transistor device manufacture. The technical points include: sequentially growing a buffer layer, an i-GaN drift layer, a barrier layer and a gate passivation layer on a semiconductor substrate, the i-GaN drift layer is provided with a source electrode and a drain electrode, and the gate A gate electrode is arranged on the passivation layer, and a P-type buried layer is embedded in the i-GaN drift layer. This structure uses the P-type buried layer to form a PN junction built-in electric field, thereby depleting the two-dimensional electron gas under the gate to achieve the purpose of enhancement. The beneficial effects are: the enhanced HEMT device with a P-type buried layer structure and the preparation method thereof according to the present invention can simultaneously improve the stable and uniform positive direction of the device without degrading the conductivity of the two-dimensional electron gas channel. Threshold voltage is an important technical supplement to this field.

Description

technical field [0001] The invention belongs to the field of manufacturing semiconductor transistor devices, in particular to an enhanced HEMT device with a P-type buried layer structure and a preparation method thereof. Background technique [0002] Since the end of the 20th century, after the first generation of semiconductors represented by Si and the second generation of semiconductors represented by GaAs, the third generation of semiconductor materials has developed rapidly. The third-generation semiconductor materials have excellent physical and chemical properties, and have been widely used in wireless communications, satellites, lighting and other fields in recent years. The more representative materials are GaN and SiC. The third-generation semiconductor is also called a wide bandgap semiconductor, which has a wider bandgap, generally greater than 2eV, a higher breakdown field strength, a higher thermal conductivity and a higher electron saturation rate, so it has ...

AI Technical Summary

Problems solved by technology

However, these methods have some unavoidable defects: the surface unevenness caused by barrier layer etching will enhance the impurity scattering of electrons in the channel, resulting in a decrease in channel electron mobility and degradation of on-state resistance; the injection barrier layer The fluorine ions in the fluorine ion have temperature instability, so the threshold voltage drifts with temperature, which reduces the reliability of the device; the insertion of the P-GaN cap layer increases the distance between the gate and the channel, which weakens the gate control ability of the device , leading to the degradation of the device transconductance, thereby reducing the switching rate of the device

Since the above three methods all perform additional process steps on the gate barrier layer above the channel, additional defects and impurities are introduced, so the conductivity of the two-dimensional electron gas channel is degraded, and the on-resistance of the device is increased.

Images