Current tolerance type multi-layer PCB and preparation method thereof
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A current withstand, adhesive layer technology, used in multilayer circuit manufacturing, printed circuit manufacturing, electrical components, etc.
Pending Publication Date: 2021-09-24
KALEX MULTI LAYER CIRCUIT BOARD (ZHONGSHAN) CO LTD
View PDF7 Cites 0 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
In the traditional processing process, the method of increasing the copper thickness is usually used to improve the current withstand performance of the PCB, but this method has great limitations, and it is difficult to meet the increasing current transmission requirements.
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
preparation example Construction
[0062] Another embodiment of the present invention provides a method for manufacturing a current-resistant multilayer PCB 100 . The preparation method comprises the steps of:
[0063] S101: Opening holes 200 on multiple inner core boards 101 and multiple prepregs to obtain through-hole core boards and through-hole prepregs respectively. For example, two inner core boards 101 are used to prepare the PCB, and the structures of the two inner core boards 101 are as follows: figure 2 As shown, after the through hole 200 is opened, a through-hole core board is obtained, and the structure of the through-hole core board is as follows image 3 shown.
[0064] S102 : Stack the through-hole core boards and the through-hole prepregs so that the through-hole prepregs are arranged between adjacent through-hole core boards, and the respective through holes 200 are connected to obtain a pre-arrangement board.
[0065] S103: Put the conductive medium 103 into the connected through holes 20...
Embodiment 1
[0091] The preparation method of PCB in the present embodiment is:
[0092] S201: Take two copper-clad laminates with a copper thickness of 3 oz, cut the inner core board as required, and make the inner layer graphics. The steps of making the inner layer graphics are grinding, rolling, exposure and development in sequence. The roll film process uses 1.5mil dry film, and the exposure process uses negative film. After the inner layer graphics are made, the inner layer circuit is inspected by graphic inspection (AOI optical inspection) to check whether the inner layer graphic circuit has open circuit, short circuit, erosion and other problems.
[0093] S202: Carry out browning treatment on the inner layer core boards that pass the pattern inspection. The steps of browning treatment are: board loading, degreasing, water washing, presoaking, browning, water washing, board drying, cooling, and board removal in sequence.
[0094] S203: Open holes for multiple prepregs: take two 30...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
PUM
Property
Measurement
Unit
frequency
aaaaa
aaaaa
size
aaaaa
aaaaa
pore size
aaaaa
aaaaa
Login to view more
Abstract
The invention relates to a current tolerance type multi-layer PCB and a preparation method thereof. According to the preparation method, a plurality of inner-layer core plates and a plurality of prepregs are respectively subjected to through hole treatment, and then the through hole core plates and the through hole prepregs are stacked and arranged, so that through holes of the through hole core plates are communicated with through holes of the through hole prepregs. Then a conducting medium is placed into the communicated through holes, and first lamination treatment is performed to obtain a first laminated plate; and copper deposition and electroplating are performed on the first laminated plate to connect the conductive medium with the pre-arranged plate, secondary outer layer pattern processing is performed, secondary laminating treatment is performed, and the first copper foil and the second copper foil of the second laminated plate are respectively connected with the conductive medium through the first blind hole and the second blind hole. And then copper deposition treatment is carried out on the blind hole plate, and metal copper is attached to the hole walls of the first blind hole and the second blind hole. Through the preparation method, the current tolerance performance can be effectively improved.
Description
technical field [0001] The invention relates to the field of PCB processing, in particular to a current-tolerant multilayer PCB and a preparation method thereof. Background technique [0002] As one of the important components of electronic products, PCB plays a role in current conduction and signal transmission. With the continuous upgrading of electronic products, the power of the products continues to increase, and the current that needs to be transmitted is also increasing. At this time, the PCB needs to have good current tolerance performance. In the traditional processing process, the method of increasing the copper thickness is usually used to improve the current withstand performance of the PCB, but this method has relatively large limitations, and it is difficult to well meet the increasing current transmission requirements. Contents of the invention [0003] Based on this, it is necessary to provide a multilayer PCB capable of effectively improving the current w...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H05K3/46H05K3/40
CPCH05K3/46H05K3/4038
Inventor 李鸿辉曹振兴
Owner KALEX MULTI LAYER CIRCUIT BOARD (ZHONGSHAN) CO LTD
Login to view more