Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of manufacturing semiconductor device

A manufacturing method and semiconductor technology, applied in the direction of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of insulation film cracking, insulation, damage, etc., and achieve the effect of preventing performance and reliability from being reduced.

Inactive Publication Date: 2005-05-11
RENESAS TECH CORP
View PDF1 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

That is, the agglomerated metal contaminants leave traces of recesses on the silicon surface, and if a gate insulating film is formed on the silicon surface, stress will be generated on the traces of the recesses, so that cracks will appear on the insulating film to cause insulation. destroy

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of manufacturing semiconductor device
  • Method of manufacturing semiconductor device
  • Method of manufacturing semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0047] In this embodiment, the inside of the trench is oxidized at a low temperature. figure 1 is a plan view of a semiconductor device produced by the method described in this example. Figure 10 and Figure 11 respectively figure 1Schematic sectional view at position Y-Y and position X-X shown, Figure 2 to Figure 10 It is a cross-sectional view showing the sequence of the process of forming a MOS device on an SOI substrate at position Y-Y. However, the gate electrode material of the MOS device described in this specification is not limited to metal (Metal), and also includes the case where a conductive semiconductor is used.

[0048] First, an SOI substrate is formed of a silicon oxide substrate 1 and a silicon film 2 . On the surface of silicon film 2 that is not opposed to silicon oxide substrate 1, silicon oxide film 3 is formed by oxidation. Then, polysilicon 4 and silicon nitride film 5 are sequentially stacked on silicon oxide film 3 . The region R1 is set to fo...

Embodiment 2

[0068] In this embodiment, annealing is performed in a nitrogen atmosphere. Figure 12 to Figure 14 yes figure 1 The schematic cross-sectional view of position Y-Y shown sequentially represents the process of forming a MOS device on an SOI substrate.

[0069] First, as in the first and second steps described in the embodiment, various films are formed on the SOI substrate, and then the trench 7 ( image 3 ). At this time, metal contaminants may adhere to each stage of forming silicon film 2 or silicon oxide film 3 , polysilicon 4 , silicon nitride film 5 , etc., and may also adhere to the bottom surface of trench 7 .

[0070] Second, the photoresist resin 6 is removed and nitrided. In this nitriding process, the surface of the silicon film 2 is annealed in a nitrogen atmosphere at 800°C to 1200°C for 30 seconds to 4 hours, thereby forming a silicon nitride film 15 as an insulating film on the surface of the silicon film 2 exposed in the trench 7 . At the same time, the po...

Embodiment 3

[0083] In this embodiment, the inside of the trench is etched. Figure 15 to Figure 17 yes figure 1 The schematic cross-sectional view of position Y-Y shown sequentially represents the process of forming a MOS device on an SOI substrate.

[0084] First, as in the first and second steps described in Embodiment 1, various films are formed on the SOI substrate, and then the trench 7 ( image 3 ). At this time, there is a possibility that metal contaminants may adhere to the bottom surface of the trench 7 .

[0085] Second, remove the photoresist resin 6, and use ammonia perhydrogen (NH 4 OH / H 2 o 2 / H 2 (O: APM) based solution to wet etch the surface of the silicon film 2 exposed in the trench 7 . Accordingly, metal contamination substances adhering to the silicon film 2 can be removed. For example, when the immersion depth of metal contaminants into the silicon film 2 is about 10 nm, the thickness of the silicon film removed by wet etching is preferably 10 nm to 20 nm. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

An SOI substrate is formed from a silicon oxide substrate (1) and a silicon film (2). The surface of the silicon film (2) is oxidized to form a silicon oxide film (3). On the silicon oxide film (3), polysilicon (4) and silicon nitride film (5) are sequentially formed. Then, a trench (7) is formed on the region (R1). A silicon oxide film (13), which is an insulating material, is buried in the trench (7). Thereby preventing the performance and reliability of semiconductor devices from being degraded due to metal contamination substances.

Description

technical field [0001] The present invention relates to a method of manufacturing a semiconductor device, for example, a method of manufacturing a semiconductor device applicable to a transistor, an integrated circuit, or a memory. Background technique [0002] Conventionally, as a technique for manufacturing semiconductor devices, a device having a MOS (Metal Oxide Semiconductor) structure or the like is formed on an SOI (Silicon on Insulating substrate) substrate. In addition, in order to isolate the elements, pn junction isolation or oxide film isolation (for example, LOCOS (Local Oxidation of Silicon) method, etc.) or the like is used. [0003] Also, Japanese Patent Application Laid-Open No. 10-209446, Patent Document 1, discloses a technique for reducing the concentration of contaminants in a silicon substrate and preventing diffusion of the contaminants to an oxide film formed thereafter. Japanese Patent Application Publication No. 11-513538 discloses a technique of f...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/76H01L21/322H01L21/336H01L21/762
CPCH01L21/3226H01L21/76283H01L29/66772H01L21/76
Inventor 辻内干夫岩松俊明
Owner RENESAS TECH CORP