Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for preparing texture on surface of silicon wafer

A silicon wafer, silicon crystal technology, applied in chemical instruments and methods, crystal growth, final product manufacturing, etc., to achieve the effect of fast mass production, simple production process, and reduced reflectivity

Inactive Publication Date: 2011-04-06
百力达太阳能股份有限公司
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In fact, under uncertain conditions, the silicon wafer is transported to the LPCVD furnace tube for processing, which may not necessarily achieve the desired purpose of "the size and orientation of the hemispherical silicon grains formed on the surface of the silicon wafer". Even if it is specified in the published specification that "silane" is used as the vapor phase material for chemical vapor deposition, according to conventional knowledge, it will produce an amorphous silicon film, rather than a thin layer of hemispherical silicon grains, so whether the published information can To achieve the purpose of the invention in industrial production, it has yet to be proved by practice

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for preparing texture on surface of silicon wafer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0010] A method for making texturing on the surface of a silicon wafer described in this embodiment includes cleaning and purifying the surface of the silicon wafer, stacking the cleaned and purified silicon wafers in pairs in a vapor deposition reaction furnace, when the temperature of the vapor deposition reaction furnace Controlled at 1050°C to 1200°C, the vacuum degree is controlled at 1x10 -2 Pa to 1x10 -4 Under the condition of Pa, trichlorosilane and hydrogen are mixed according to the chemical reaction formula to meet the molar ratio required for the reaction. In this embodiment, 1 mol / m of trichlorosilane and 1 mol / m of hydrogen Pass in the gas phase deposition reaction furnace after mixing, make the gas phase concentration in the gas phase deposition reaction furnace be 2 mol / cubic meter, according to the chemical reaction formula: SiHCl 3 +H 2 =Si+3HCl; Obtain crystalline silicon and deposit on the exposed surface of the silicon wafer after two-by-two stacking, an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
reflectanceaaaaaaaaaa
Login to View More

Abstract

The invention discloses a method for preparing texture on the surfaces of silicon wafers. The method comprises the following steps: the surfaces of the silicon wafers are cleaned and purified, each two cleaned and purified silicon wafers are overlapped and placed in a vapor deposition reacting furnace; when the temperature of the vapor deposition reacting furnace is controlled to 1050 to 1200 DEG C and the vacuum degree is controlled in the range of 1*10<-2>Pa to 1*10<-4>Pa, trichlorosilane and hydrogen are mixed according to the required reaction molar ratio of the chemical equation, the mixture is introduced in the vapor deposition reacting furnace to ensure that crystalline silicon deposits on the exposed surfaces of each two overlapped silicon wafers and silicon grain texture surfaces are formed; and nitrogen is introduced after the deposition, the temperature of the vapor deposition reacting furnace is reduced to the room temperature, the pressure of the furnace is increased to the atmospheric pressure, and the silicon wafers with the deposited silicon grain texture surfaces are taken out. The thickness of the texture layers of the silicon grain texture surfaces which are prepared on the surfaces of the silicon wafers by the texture-preparing method of the invention is 5mu m-8mu m, and the average reflectivity of the surfaces of the silicon wafers to the light with the wavelength of 300nm-1100nm is 7.5%-8.5%. The silicon grain texture surface layers can be controlled, the reflectivity of the silicon grain texture surface is reduced, the production process is simple, and the speed of the batch production is fast.

Description

technical field [0001] The invention relates to a solar cell production technology, in particular to a method for making texture on the surface of a silicon wafer. Background technique [0002] At present, in the production process of silicon solar cells, the texture of the surface of the silicon wafer directly affects the absorption of solar energy. The reflectivity of the textured surface of the prior art is basically between 10% and 20%, which cannot meet the requirements of smaller solar cells. There is a need for the development of solar cells that generate greater power in terms of area. [0003] There is a Chinese patent application publication that discloses a method for reactive ion etching to prepare the textured surface of silicon wafers for solar cells, which discloses that the reactive ion etching gas containing at least two halogen-containing gases and oxidizing gases is used to process crystalline silicon Suede preparation, although the disclosed embodiment p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): C23C16/24C30B33/00H01L31/0236H01L31/18
CPCY02E10/50Y02P70/50
Inventor 沈汉明
Owner 百力达太阳能股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products