Method for manufacturing high-voltage lateral dual-diffusion N-channel metal oxide semiconductor (NMOS) based on standard complementary metal-oxide-semiconductor transistor (CMOS) process

A technology of lateral double-diffusion and manufacturing method, which is applied in the field of high-voltage lateral double-diffusion NMOS manufacturing. It can solve the problems of lowering the requirements of photolithographic alignment, difficult manufacturing process, and integration, and achieves short channel length and optimal current drive. and the effect of conduction capability
CN102184871AActive Publication Date: 2011-09-14ADVANCED SEMICON MFG CO LTD

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
ADVANCED SEMICON MFG CO LTD
Publication Date
2011-09-14

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a method for manufacturing a high-voltage lateral dual-diffusion N-channel metal oxide semiconductor (NMOS) based on a standard complementary metal-oxide-semiconductor transistor (CMOS) process. The method comprises the following steps of: providing a P type silicon substrate, manufacturing local oxidation of silicon (LOCOS) on the P type silicon substrate, and dividing theLOCOS into a low-voltage CMOS area and a high-voltage lateral diffused N-channel metal oxide semiconductor (LDNMOS) area; injecting phosphor into the LDNMOS area and diffusing the phosphor to form a high-voltage N well; performing a two-well process in the CMOS area to form a low-voltage N well and a low-voltage P well; sequentially forming a thick gate oxide layer and a thin gate oxide layer in the LDNMOS area; sequentially forming a polysilicon layer and a silicon nitride layer and sequentially etching the polysilicon layer and the silicon nitride layer to form a grid electrode and a buffering layer respectively; coating a photoresist, and exposing the injection position of a P type area of the LDNMOS area after exposing and development; injecting P type ions for two times at the anglesof more than 30 degrees and less than 7 degrees respectively to form channels of an LDNMOS, wherein the photoresist and the buffering layer serve as masks; and forming source areas and drain areas ofa P-channel metal oxide semiconductor (PMOS) and an NMOS, and contact ends of a source area, a drain area and a P type area of the LDNMOS by taking the grid electrode as an alignment mark. Because a large-angle injection process is used for forming the channels after the grid electrode is formed, a long-time high-temperature heating process is not required and the process is compatible.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to the technical field of semiconductor manufacturing, in particular, the present invention relates to a high-voltage lateral double-diffused NMOS (Lateral Double Diffused NMOS, LDNMOS for short) manufacturing method based on a standard CMOS process. Background technique

[0002] High-voltage MOSFET drive devices and their modules (12V~30V LDNMOS, DDDMOS, DECMOS, etc.) are widely used in LED backlight drive, motor drive, and chip control, and are a hot research field in recent years.

[0003] Among them, a power device with a lateral diffusion structure (Lateral Diffused MOSFET, LDMOS for short) is one of the most popular devices. The traditional high lateral double-diffusion NMOS (LDNMOS) uses the principle of simultaneous implantation of boron (P) and arsenic (As) ions, and the principle that boron diffuses faster than arsenic in the high-temperature and long-term thermal process to form a fixed-length self-aligned P-ty...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More