Method for removing photoinduced resist layer on semiconductor device structure
A photoresist layer and device structure technology, which is applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problem of affecting the electrical performance of semiconductor devices, failing to meet mass production, and thinning of germanium-silicon stress layer, etc. problems, to achieve the effect of improving the overall electrical performance, shortening the production cycle, and improving production efficiency
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0034] figure 1is a flowchart 100 illustrating a method for removing a photoresist layer on a semiconductor device structure according to a first embodiment of the present invention.
[0035] like figure 1 As shown in , firstly, in step S101, the photoresist layer on the semiconductor device structure is ashed with a first ashing gas in a plasma ashing treatment chamber. Wherein, the first ashing gas contains N 2 and H 2 , but does not contain O 2 , and the H in the first ashing gas 2 The volume percentage is about 3% to 5%, and preferably 4%. In addition, the first ashing gas may also include other inert gases, such as He, Ar, etc., for diluting it. The first ashing gas facilitates removal of hard skin formed by photoresist and implanted ions during ion implantation. In this step, the flow rate of the first ashing gas is about 1000-20000 sccm, where sccm is the flow rate of 1 cubic centimeter per minute (1 ml / min) under standard conditions, ie, 1 atmosphere pressure an...
no. 2 example
[0039] figure 2 is a flowchart 200 illustrating a method for removing a photoresist layer on a semiconductor device structure according to a second embodiment of the present invention.
[0040] like figure 2 As shown in , steps S201 and S202 are respectively related to figure 1 Steps S101 and S102 in are the same as figure 1 The method shown in differs in that, figure 2 The method shown in also includes step S203. In step S203, pass O into the plasma ashing treatment chamber 2 is purged, and O 2 The flow rate is 500-5000 sccm. Wherein, the purging duration is longer than 1 second and shorter than 10 seconds, and it is carried out under the conditions of a pressure of 0.5-5T, a power of 1000-5000W and a temperature of 100-200°C. Limit the purging time to less than 10 seconds and control the temperature in the plasma ashing treatment chamber in the range of 100-200°C, in order to prevent the germanium-silicon stress layer from being accelerated due to too long purging ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 