Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Impedance simulation method for chip capacitor in power-supply distribution network

A technology of power distribution network and simulation method, applied in the field of power distribution network decoupling system design, can solve the problems of difficult resonance point measurement, large parasitic inductance, large package volume, etc.

Active Publication Date: 2014-03-05
XIDIAN UNIV
View PDF3 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The advantage of this simulation method is that the calculation is simple, the model is intuitive, and the simulation error is small when the parasitic resistance of the capacitor is small. The disadvantage is that the simulation error of the large capacitor is large, and the resonance point measurement is difficult when the self-resonance point of the capacitor is high.
This is due to the large package volume of large capacitors, so the parasitic inductance is large, and the bottom of the impedance curve is relatively flat. It is difficult to accurately describe the impedance characteristics of capacitors using a simple first-order RLC equivalent circuit.
At the same time, since the resonance point is usually measured with a frequency sweeper or an oscilloscope, when the resonance point exceeds the measurement bandwidth, the corresponding resistance R and inductance L cannot be calculated because the resonance point cannot be measured, and an accurate first-order RLC equivalent cannot be given. Circuit to calculate the impedance expression of a capacitor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Impedance simulation method for chip capacitor in power-supply distribution network
  • Impedance simulation method for chip capacitor in power-supply distribution network
  • Impedance simulation method for chip capacitor in power-supply distribution network

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The specific implementation and effect of the present invention will be further described below in conjunction with accompanying drawing:

[0044] refer to figure 1 , the implementation steps of the present invention are as follows:

[0045] Step 1. Design a printed circuit board for a two-port test fixture for M types of capacitors, M≥1:

[0046] (1a) Basic parameter design

[0047] The printed circuit board of the two-port test fixture for each type of capacitor is set with the same parameters, that is, the dielectric material is FR4, the conductor material is copper, the solder resist material is green oil, and the transmission line is a grounded coplanar waveguide transmission line with a characteristic impedance of 50Ω. The central body of the transmission line is arranged in the middle of the printed circuit board, and the upper ground plane of the transmission line is connected to the lower ground plane of the transmission line through a via hole;

[0048] (1b...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an impedance simulation method for a chip capacitor in a power-supply distribution network. The problem that the capacitor impedance is unknown and accordingly the usage is influenced is mainly solved. The impedance simulation method comprises the steps of 1 manufacturing a capacitor clamp and a calibration part; 2 using a general standard part and an electrical characteristic file of the general standard part to calibrate a vector network analyzer, measuring the electrical characteristics of the manufactured standard part and saving the electrical characteristic file; 3 using the manufactured standard part and the electrical characteristic file to calibrate a vector network analyzer and measuring a scattering parameter of the capacitor; 4 converting a reverse transmission coefficient obtained through measurement into a total impedance parameter and removing installation inductive impedance to obtain the capacitor impedance; 5 adopting a vector fitting method to performing fitting on the capacitor impedance so as to obtain a high-order expression; 6 calculating the high-order expression to obtain impedance and obtaining the impedance of the capacitor with no tag parameters. The impedance simulation method achieves accurate capacitor impedance simulation, is simple and quick and can be used for obtaining an impedance parameter of the capacitor.

Description

technical field [0001] The invention belongs to the technical field of computer simulation, and more specifically relates to a simulation method for realizing the impedance of chip capacitors by measuring scattering parameters and a vector fitting algorithm, which can be applied to the design of a decoupling system of a power distribution network. Background technique [0002] With the high-speed and high-density development of electronic systems, the problem of power integrity is becoming more and more serious. The power distribution network not only needs to provide a pure and stable power supply voltage for the system, but also provides a low-impedance return path for the signals in the system, so a good power distribution network is the basis for the normal operation of the system. The main decoupling components in the power distribution network are capacitors, so the capacitor simulation is the premise of the pre-simulation stage design of the power distribution network...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 刘洋陈伟伟何亚杰原玉章甄江平赵强
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products