Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Manufacturing process of low dielectric constant film layer for microelectronic chip

A technology with low dielectric constant and manufacturing process, which is applied in metal material coating process, semiconductor/solid-state device manufacturing, coating, etc., can solve the problems of unsuitable insulating materials and high dielectric constant value of insulating materials, and achieve convenient and accurate Controlling, good uniformity and reliability, effect of uniform chemical composition

Active Publication Date: 2016-08-10
佛山市萍枫机械设备有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Among many substances that can be used to prepare low dielectric constant materials, tetraethyl orthosilicate (TEOS) has been widely used as a common precursor of insulating materials in the early stage of integrated circuit development. Low, with the improvement of chip manufacturing level, the insulating material directly prepared by tetraethyl orthosilicate is more and more unsuitable as the insulating material in VLSI due to its high dielectric constant value. Therefore, more and more More and more researchers began to try to further reduce the dielectric constant value of the prepared material by changing the production process or adding other materials.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing process of low dielectric constant film layer for microelectronic chip
  • Manufacturing process of low dielectric constant film layer for microelectronic chip
  • Manufacturing process of low dielectric constant film layer for microelectronic chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1~7

[0019] Embodiment 1~7: a kind of manufacturing process of low dielectric constant thin film layer for microelectronic chip, it is characterized in that: described manufacturing process is based on a deposition device, and this deposition device comprises furnace body, respectively is positioned at furnace body both sides resistant A stainless steel kettle and a vacuum pump, the first half of the furnace body is wound with an induction coil, and the induction coil is connected to a 13.36MHz radio frequency power supply and a matching device in turn, and the second half of the furnace body is a heating temperature zone; including the following steps:

[0020] Step 1. Exhaust the gas in the furnace to form a gas that is less than 10 -3 Pa vacuum condition, start 13.36MHz RF power supply and matcher;

[0021] Step 2. Inject tetraethyl orthosilicate into the pressure-resistant stainless steel kettle, which is sealed with one end of the furnace body through a pipeline, and nitrogen ...

Embodiment 1

[0027]

Embodiment 2

[0029]

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a preparation method of a low dielectric constant thin film layer. When the vacuum degree in a furnace body is smaller than 10-30 Pa, a radio-frequency power supply and a matcher are started; after a second mass flow meter is started, exhaust nitrogen used for emptying residual gas in the furnace body is fed in; octamethylcyclotetrasiloxane and cyclohexane are mixed uniformly and injected into a pressure-proof stainless steel kettle, a baffle valve is shut down manually, bubbling nitrogen and inert gas are injected respectively from a first gas inlet pipe and a second gas inlet pipe, sequentially flow through a first pressure-proof gas mixing tank, the pressure-proof stainless steel kettle and a first nozzle and are fed into the furnace body, accordingly the octamethylcyclotetrasiloxane and the cyclohexane are brought into the furnace body, and the octamethylcyclotetrasiloxane, the cyclohexane, the bubbling nitrogen and the inert gas deposit on the surface of a substrate to form the thin film layer under the plasma condition. According to the method, the dielectric constant value of a thin film is adjusted and controlled conveniently and precisely, the thin film layer with a low dielectric constant value is obtained, chemical components of the thin film layer are more uniform, the thin film layer has good thermostability and hardness, and flatness of the thin film is improved.

Description

technical field [0001] The invention relates to a manufacturing process of a low dielectric constant film layer for a microelectronic chip, belonging to the technical field of semiconductors. Background technique [0002] Inside the integrated circuit, the link between the various devices is mainly by metal wires. With the development of integrated circuit technology, the density of interconnection lines in the chip continues to increase, and the width and spacing of interconnection lines continue to decrease. The resulting parasitic effects of interconnection resistance (R) and capacitance (C) are becoming more and more obvious. . In order to reduce interconnect RC delay and improve chip performance, materials with low dielectric constant (k) have been continuously proposed and adopted, and have become the main development trend. [0003] The methods for preparing the low dielectric constant material layer generally include two methods: plasma enhanced chemical vapor depo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/768C23C16/455C23C16/56H01L21/31
CPCC23C16/455C23C16/56H01L21/02107H01L21/02274H01L21/76801
Inventor 孙旭辉夏雨健
Owner 佛山市萍枫机械设备有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products