SiC MOS capacitor of Al2O3/LaAlO3/SiO2 stacking gate medium layer and manufacturing method

A gate dielectric layer and stacking technology, which is used in semiconductor/solid-state device manufacturing, circuits, electrical components, etc., can solve the problem that the thickness of SiO2 cannot be grown too thick, the interface state density between the dielectric and the SiC substrate is high, and the oxide layer is trapped. The problems of high density and leakage current can increase the critical breakdown electric field, increase the channel mobility, and reduce the interface state density and boundary trap density.

Inactive Publication Date: 2015-04-29
XIDIAN UNIV
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, SiO 2 / SiC MOS devices currently have the following disadvantages: First, compared with Si materials, the surface of SiC forms SiO through dry oxygen oxidation 2 The speed is quite slow, which increases the process cost, while SiO 2 The thickness of the can not grow too thick
Al currently 2 o 3 , HfO 2 , AlN and ZrO 2 There has been some research on high-k materials in SiCMOS, but high-k dielectrics directly replace SiO 2 The interface state density between the dielectric and the SiC substrate is larger, and the trap density and leakage current of the oxide layer are also larger

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SiC MOS capacitor of Al2O3/LaAlO3/SiO2 stacking gate medium layer and manufacturing method
  • SiC MOS capacitor of Al2O3/LaAlO3/SiO2 stacking gate medium layer and manufacturing method
  • SiC MOS capacitor of Al2O3/LaAlO3/SiO2 stacking gate medium layer and manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The technical solutions of the present invention will be described in further detail below with reference to the accompanying drawings and embodiments.

[0034] figure 1 For the present invention Al 2 o 3 / LaAlO 3 / SiO 2 A schematic diagram of a SiC MOS capacitor with stacked gate dielectric layers, as shown in the figure, the present invention includes: SiC substrate 1 , SiC epitaxial layer 10 , stacked gate dielectric layer 2 and positive and negative electrodes 3 .

[0035] SiC epitaxial layer 10 is provided on SiC substrate 1;

[0036] The stacked gate dielectric layer 2 includes the lower SiO 2 Transition layer 21, LaAlO 3 Layer 22 and Al 2 o 3 Covering layer 23; SiC epitaxial layer 10 is provided with lower layer SiO 2 Transition layer 21, lower layer SiO 2 The transition layer 21 is provided with LaAlO 3 Layer 22, LaAlO 3 Layer 22 is provided with Al 2 o 3 Overlay 23;

[0037] Positive electrode 31, negative electrode 32 and Al respectively 2 o 3...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a SiC MOS capacitor of an Al2O3 / LaAlO3 / SiO2 stacking gate medium layer and a manufacturing method. According to the capacitor, a SiC substrate is a heavy-doped SiC substrate layer, and a light-doped SiC epitaxial layer is arranged on the SiC substrate layer. The stacking gate medium layer comprises a lower SiO2 transition layer, an LaAlO3 layer and an Al2O3 covering layer. The lower SiO2 transition layer is arranged on the SiC epitaxial layer, the LaAlO3 layer is arranged on the lower SiO2 transition layer and provided with the Al2O3 covering layer, and a positive electrode and a negative electrode are connected with the surface of the Al2O3 covering layer and the back surface of the SiC substrate respectively. According to the SiC MOS capacitor of the stacking gate medium layer, the interface state density and boundary trap density are lowered, the MOS channel mobility is increased, gate leakage current is reduced, the voltage endurance capability of the medium layer is improved, and the quality and reliability of the SiC MOS capacitor are improved.

Description

technical field [0001] The invention relates to a SiC MOS capacitor and a manufacturing method thereof, in particular to an Al 2 o 3 / LaAlO 3 / SiO 2 A SiC MOS capacitor with stacked gate dielectric layers and a manufacturing method thereof. Background technique [0002] With the continuous development of microelectronics technology and power electronics technology, practical applications have higher and higher performance requirements for devices working under conditions such as high temperature, high power, and high frequency. The first generation of semiconductor materials represented by Si and represented by GaAs The application of the second-generation semiconductor materials in these areas has become a bottleneck. Silicon carbide (SiC) material, as one of the typical representatives of the third-generation wide bandgap semiconductor materials, has a large bandgap, high critical breakdown electric field, high thermal conductivity, high electron saturation rate and hi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/94H01L21/02
CPCH01L29/945H01L29/6606
Inventor 贾仁需赵东辉吕红亮张玉明
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products