Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

103results about How to "Raise the barrier height" patented technology

Method of fabricating light-emitting device and light-emitting device

A light-emitting device 100 has ITO transparent electrode layers 8, 10 used for applying drive voltage for light-emission to a light-emitting layer section 24, and is designed so as to extract light from the light-emitting layer section 24 through the ITO transparent electrode layers 8, 10. The light-emitting device 100 also has contact layers composed of In-containing GaAs, formed between the light-emitting layer section 24 and the ITO transparent electrode layers 8, 10, so as to contact with the ITO transparent electrode layers respectively. The contact layers 7, 9 are formed by annealing a stack 13 obtained by forming GaAs layers 7′, 9′ on the light-emitting layer section, and by forming the ITO transparent electrode layers 8, 10 so as to contact with the GaAs layers 7′, 9′, to thereby allow In to diffuse from the ITO transparent electrode layers 8, 10 into the GaAs layers 7′, 9′. This provides a method of fabricating a light-emitting device, in which the ITO transparent electrode layers as the light-emission drive electrodes are bonded as being underlain by the contact layers, to thereby reduce contact resistance of these electrodes, and to thereby make the contact layers less susceptible to difference in the lattice constants with those of the light-emitting layer section during the formation thereof.
Owner:SHIN-ETSU HANDOTAI CO LTD

Method for manufacturing medium/nitride composite structure enhanced field effect transistor

The invention discloses a method for manufacturing a medium / nitride composite structure enhanced field effect transistor, which comprises the steps of: sequentially growing a AlGaN buffer layer, a GaN channel layer, a AlN inserting layer, a AlGaN barrier layer and a AlInN cap layer on a substrate; and forming a AlInN / AlGaN / AlN composite front barrier and a GaN / AlGaN back barrier into a high electronic air tightness external channel well limited by strong electrons. The thick AlInN cap layer with lattice match remarkably improves the electronic air tightness of an external channel, and the high and wide barriers provided by the AlInN cap layer strengthen the quantum restriction of the channel well, thus the serial resistance of the external channel is lowered and the ohmic contact resistance is reduced. After the AlInN layer is corroded by using a dry method channeling process and the AlGaN barrier layer is thinned, a Si3N4 medium layer with set thickness is deposited by using an atom layer deposition (ALD) process, thus the quantum restriction of an internal channel well is strengthened, and the ON state current of the element is improved by band distortion of a heterojunction, caused in a way that an electron wave function does not permeate into the barrier layer, under the condition that a large grid voltage change is ensured. A negative space charge is introduced on the surface of the Si3N4 medium layer by using a fluorine plasma process, thus the barrier height is increased, electron air in the internal channel well is consumed fully to ensure that the inner channel is pinched off under zero grid voltage. An ideal module enhancing work is realized.
Owner:NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD

Light emitting diode and preparation method thereof

ActiveCN108110104AIncreased electron-hole wavefunction overlapConducive to radiative recombination luminescenceSemiconductor devicesContact layerBlocking layer
The application discloses a light emitting diode and a preparation method thereof. According to the light emitting diode, the last quantum barrier layer of a plurality of quantum well layers and an electron blocking layer in a conventional structure are replaced with a super lattice structure comprising a plurality of first-type super lattice layers and a plurality of second-type super lattice layers; the super lattice structure reduces polarization electric field intensity of the last quantum barrier layer, improves an electron hole wave function overlapping degree of the light emitting diodeand is beneficial to radiation composite light emitting of the light emitting diode; and the super lattice structure not only reduces the preparation difficulty of the light emitting diode, but alsoenables growth of the high-quality super lattice structure and second-type contact layer to be possible. In addition, existence of the super lattice structure also enables a electronic barrier heightof a conduction band of the integral second-type structural layer to be further increased, greatly reduces electron leakage, meanwhile, reduces a barrier height of a valence band hole, promotes transmission of the hole, greatly promotes internal quantum efficiency of multiple quantum well layers, reduces sudden reduction of efficiency, and greatly promotes integral light emitting power of the light emitting diode.
Owner:XIAMEN CHANGELIGHT CO LTD

Epitaxial structure for improving light output power of ultraviolet LED

The invention discloses an epitaxial structure for improving light output power of an ultraviolet LED. The epitaxial structure comprises a substrate, a GaN buffer layer, a non-doped GaN layer, a doped N-type GaN layer, a AlGaN/GaN multi-quantum well structure, an insertion layer, an electron barrier layer EBL and a P-type GaN layer which are sequentially arranged from bottom to top, wherein the substrate employs a sapphire substrate, the thickness of the GaN buffer layer is 20-25 nanometers, the growth temperature of the GaN buffer layer is 530-550 DEG C, the GaN buffer layer is recrystallized under heat preservation for 6 minutes at 1,050 DEG C, the thickness of the non-doped GaN layer is 2.0-2.5 micrometers, the growth temperature of the non-doped GaN layer is 1,050 DEG C, the thickness of the doped N-type GaN layer is 2.5-3.0 micrometers, the Si doping concentration is 5*10<18>cm<-3>, the growth temperature is 1,050 DEG C, and the multi-quantum well AlGaN/GaN structure is formed by alternatively growing multi-quantum well AlGaN layers and multi-quantum well GaN layers according to six periods. By improving the crystal quality of an ultraviolet LED chip, the electron barrier effect of the electron barrier layer is optimized, the electron leakage is reduced, so that the efficiency reduction of an ultraviolet LED device is improved, and the light output power is improved.
Owner:GUANGDONG UNIV OF TECH

Light emitting diode epitaxial wafer and manufacturing method thereof

The invention discloses a light emitting diode epitaxial wafer and a manufacturing method thereof and belongs to the technical field of semiconductors. The light emitting diode epitaxial sheet comprises a substrate, a low-temperature buffering layer, a high-temperature buffering layer, an N-type layer, an active layer, a low-temperature P-type layer, an electronic blocking layer, a high-temperature P-type layer and a P-type contract layer, wherein the low-temperature buffering layer, the high-temperature buffering layer, the N-type layer, the active layer, the low-temperature P-type layer, theelectronic blocking layer, the high-temperature P-type layer and the P-type contract layer are successively laminated on the substrate. The growth temperature of the low-temperature P-type layer is 720-790 DEG C. A first insertion layer is arranged between the low-temperature P-type layer and the active layer. The first insertion layer is of an Al-GaN/GaN superlattice structure with the period ofn, wherein 2<=n<=10. The growth temperature of the first insertion layer is the same as that of the low-temperature P-type layer. A second insertion layer is arranged between the low-temperature P-type layer and the electronic blocking layer. The second insertion layer is of a GaN structure doped with Al. The growth temperature of the second insertion layer is 10-50 DEG C higher than the growth temperature of the low-temperature P-type layer. By setting the first insertion layer and the second insertion layer, production of defects is reduced and light emitting efficiency of the light emitting diode can be improved.
Owner:HC SEMITEK ZHEJIANG CO LTD

GaN-based LED structure and forming method thereof

InactiveCN105470355ARaise the electron barrier heightSimple structureSemiconductor devicesElectron blocking layerLead structure
The invention discloses a GaN-based LED structure and a forming method thereof. The GaN-based LED structure provided by an embodiment of the invention comprises the components of a substrate; a first-doping-type GaN layer on the substrate; a quantum well light emitting layer on the first-doping-type GaN layer; a second-doping-type GaN layer on the quantum well light emitting layer; an electron barrier layer between the quantum well light emitting layer and a P-doping-type GaN layer, wherein the electron barrier layer comprises a block structure layer and a superlattice structure layer, the forbidden band width of the block structure layer is larger than that of the GaN, the superlattice structure layer is used for adjusting energy band inclination degree between the P-doping-type GaN layer and the block structure layer for reducing a hole potential barrier height; and a P electrode and an N electrode. According to the GaN-based LED structure, a composite structure in which the block structure layer and the superlattice structure layer are combined is utilized, thereby greatly improving composite light emitting efficiency of electron holes in the quantum well light emitting layer. Furthermore the GaN-based LED structure has advantages of simple structure, etc.
Owner:BYD CO LTD

Method for producing heavy blended gallium nitride field effect transistor

This invention provides a method for manufacturing heavy doped GaN field effect transistors including: growing a nucleation layer, a buffer layer and a channel layer on a substrate, then growing an AlN isolation layer and a heavy doped AlGaN potential barrier layer and finally making mesa-isolation and ohm contact to photo-etch a grating electrode window after growing a non-doped cap layer then to be processed by CF4 fluorin plasma process to control the emission power and process time to adjust the pinch off voltage to a designed sphere, then self-aligning the deposited grating metal on the barrier layer of the window to manufacture the Schottky barrier and annealing in the N2 atmosphere to eliminate defect generated in the plasma process to get the heavy doped field effect transistor.
Owner:NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD

Lateral epitaxial technique based longitudinal structure AlGaN/GaN HEMT device and manufacture method thereof

The invention discloses a lateral epitaxial technique based longitudinal structure AlGaN / GaN HEMT device and a manufacture method thereof. The device comprises a substrate, a current blocking layer and an epitaxial layer, wherein the current blocking layer is formed on the substrate; the epitaxial layer laterally epitaxially grows on the current blocking layer; a current conducting through hole is formed in the current blocking layer. According to the invention, the current blocking layer acts as an insulation layer, so that the problems that the two-dimensional electron gas concentration, self-diffusion, high electricity leakage and the like are caused by ion implantation damage due to Mg doping, barrier height improvement by Mg ion implantation and formation of a similar insulation layer by Al ion implantation in a traditional technology can be solved; meanwhile, the defects of high cost, long time consumption, technology complexity and the like due to secondary epitaxial growth are also prevented; in addition, a clearance region formed by incomplete healing is isolated via F ion implantation, so that the clearance region is not involved in the device structure, and the problems of electric leakage and the like caused by the clearance region are relieved effectively.
Owner:SUZHOU NENGWU ELECTRONICS TECH

GaN-based LED epitaxial wafer and preparation method therefor

The invention discloses a GaN-based LED epitaxial wafer and a preparation method therefor, and relates to the technical fields of a device characterized by a semiconductor and a preparation method for the device. The epitaxial wafer comprises a four-inch silicon substrate; and an AlN / AlGaN buffer layer, an unintentional doped U type GaN layer, a silicon doped N type GaN layer, an InGaN / GaN multiple quantum well luminous layer, a low temperature P type GaN layer, a P type superlattice AlInGaN / InGaN electronic barrier layer and a high temperature P type GaN layer are arranged on the upper surface of the four-inch silicon substrate from the bottom up in sequence. The epitaxial wafer improves the light output power of the LED under high electric current density injection; compared with the conventional P-AlGaN potential barrier structured epitaxial wafer, the light output power is improved by approximate 5-10% by the GaN-based LED epitaxial wafer provided by the invention; and meanwhile, the anti-static capability of the LED chip is improved by approximate 3-6%.
Owner:THE 13TH RES INST OF CHINA ELECTRONICS TECH GRP CORP

Preparation method for ferrite, ferrite and inductor

The invention discloses a preparation method for a ferrite, the ferrite prepared by the method and an inductor which comprises the ferrite. A crystal grain structure is formed by adding raw materials in batches and ball-milling, pre-sintering and synthesizing the main materials, such as iron oxide, nickel oxide, zinc oxide, copper oxide and cobaltosic oxide. Later, bismuth oxide, silicon dioxide and yttrium oxide are added into a pre-sintered powder material; the yttrium oxide can enter the pre-sintered and synthesized zinc oxide crystal grains, so that the density of the ferrite is improved, and the current impact resistance of the ferrite is improved. The prepared ferrite crystal grains are small; the crystal grain uniformity is high; the magnetic conductance change rate is low. According to the inductor which comprises the ferrite, the inductance value of the inductor is reduced slightly along with the increase of a superimposed current.
Owner:GUANGDONG FENGHUA ADVANCED TECH HLDG

GaN Schottky diode and fabrication method thereof

The invention relates to a GaN Schottky diode. The GaN Schottky diode comprises a substrate, an N+ GaN layer, an N-GaN layer table surface and a P-type GaN layer, wherein grooves are etched in the P-type GaN layer, Schottky metal layers are formed on the P-type GaN layer and are used as positive electrodes, and ohmic metal layers are formed on the N+ GaN layer and are used as negative electrodes. A fabrication method of the GaN Schottky diode comprises the steps of sequentially growing the N+ GaN layer, the N-GaN layer and the P-type GaN layer on an upper surface of the substrate; forming the table surface with the P-type GaN layer and the N-GaN layer, and partially etching the P-type GaN layer on each table surface to form a series of grooves; and depositing the Schottky metal layers on the P-type GaN layer to used as the positive electrodes, and depositing the ohmic metal layers on the N+GaN layer to be used as the negative electrodes. By the GaN Schottky diode, carriers under a Schottky electrode can be consumed, the Schottky barrier height is increased, the leakage current is reduced, the breakdown voltage is increased, the grooves under the Schottky electrode can be used for reducing the positive conduction voltage, so that the positive characteristic and the negative characteristic of the device are simultaneously improved.
Owner:JIANGSU CORENERGY SEMICON CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products