Unlock instant, AI-driven research and patent intelligence for your innovation.

A CMOS-Based Tunable Differential Input Cascode Low Noise Amplifier

A low-noise amplifier and differential input technology, applied in differential amplifiers, DC-coupled DC amplifiers, amplifiers, etc., can solve problems such as high power consumption, achieve enhanced stability, improve power supply voltage rejection ratio, and increase output swing Effect

Active Publication Date: 2022-04-22
成都明夷电子科技有限公司
View PDF10 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

These applications impose strict constraints on the power consumption of the RF front-end circuits to extend battery life
Low Noise Amplifier (LNA), as the first active block in the RF front-end of the receiver, needs to provide broadband matching, low noise, high gain and moderate linearity at the same time, all of which require high power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A CMOS-Based Tunable Differential Input Cascode Low Noise Amplifier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0042] This embodiment proposes a CMOS-based tunable differential input cascode low noise amplifier, which receives a differential input signal and amplifies and processes it to obtain an output signal; the CMOS-based tunable differential input cascode low noise amplifier Including amplifier unit, blocking capacitor unit, buffer unit;

[0043] The input terminal of the amplifier unit receives a differential input signal, the output terminal is connected to the blocking capacitor unit and then connected to the input terminal of the buffer unit through the blocking capacitor unit, and the input terminal of the buffer unit is the CMOS-based Tuned differential input cascode low noise amplifier output output signal output.

[0044] Further, the amplifier unit includes a current mirror bias module, a tuning control module, an evaluation switch module, a differential input pair module, and an output load module;

[0045] The input end of the differential input pair module is connect...

Embodiment 2

[0049] This embodiment is based on the above-mentioned embodiment 1, in order to better realize the present invention, further, as figure 1 As shown, the differential input pair module includes a MOS transistor Q7 and a MOS transistor Q8;

[0050] The gate of the MOS transistor Q7 and the gate of the MOS transistor Q8 are respectively connected to the differential input signal Vin+ and the differential input signal Vin-;

[0051] The source of the MOS transistor Q7 and the source of the MOS transistor Q8 are respectively connected to the evaluation switch module;

[0052] The drain of the MOS transistor Q7 and the drain of the MOS transistor Q8 are respectively connected to the output load module;

[0053] The substrates of the MOS transistor Q7 and the MOS transistor Q8 are grounded.

[0054] The output load module includes a MOS transistor Q5 and a MOS transistor Q6;

[0055] The source of the MOS transistor Q5 is connected to the drain of the MOS transistor Q7, the subst...

Embodiment 3

[0073] In this embodiment, on the basis of any one of the above-mentioned embodiments 1-2, the CMOS-based tunable differential input cascode low-noise amplifier described in the present invention adopts the forward body bias (FBB) technology, through A bias voltage is added to the substrate of the tuning control tube to adjust the feedback coefficient to realize the tunable function. The transistors in the present invention all adopt IBM 0.13um 1P8M CMOS technology.

[0074] Other parts of this embodiment are the same as those of any one of Embodiments 1-2 above, so details are not repeated here.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention proposes a tunable differential input cascode low noise amplifier based on CMOS, which uses forward body bias technology to adjust the feedback coefficient to realize a tunable circuit; the input stage is a cascode amplifier with a differential structure, It has high gain, common mode rejection ratio, and strong anti-interference ability. It uses MOS tubes as resistors to improve the power supply voltage rejection ratio; the output stage uses a common source amplifier with N tubes as the load. Increase the output swing; the bias circuit is a mirror current source, which provides a suitable working voltage for the operational amplifier transistor. The operational amplifier guarantees a DC operating point, increasing the gain and frequency of the secondary point; thereby increasing phase margin and enhancing stability. Compared with the low-noise amplifier based on the triode, the invention can be tuned, and has higher gain, common-mode rejection ratio and anti-interference ability, and can improve the power supply voltage rejection ratio and increase the output swing.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit low-noise amplifiers, in particular to a CMOS-based tunable differential-input cascode low-noise amplifier. Background technique [0002] In an era where gate dielectric thickness can no longer be reduced, forward body biasing is a promising approach to achieve optimal threshold voltage scaling. The loss width is significantly reduced due to forward body biasing which reduces the loss width in the channel region. MOSFET performance is maximized with forward body bias and reverse channel doping, the channel doping profile needed to achieve good short channel behavior; therefore, combining forward body bias with reverse channel The combination of channel doping can extend the scale limitation of traditional bulk silicon CMOS technology to MOSFETs with a gate length of 10 nm. Considering the p-n junction forward bias current, parasitic bipolar transistors, and CMOS latch-up phenomena, th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03F3/45H03F1/26H03F1/30
CPCH03F3/45269H03F3/45484H03F1/26H03F2203/45024
Inventor 姚静石刘成鹏陈阳平苏黎明
Owner 成都明夷电子科技有限公司