Automatic design method and device of superconducting quantum chip readout cavity and storage medium

A superconducting quantum, design method technology, applied in design optimization/simulation, configuration CAD, geometric CAD, etc., can solve problems such as increasing modeling time, errors, measurement errors, etc., to reduce design work, structure accuracy, and improve Modeling and Simulation Efficiency Effects

Pending Publication Date: 2022-05-13
SUZHOU LANGCHAO INTELLIGENT TECH CO LTD
View PDF0 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This causes the detuning to move from the dispersive region to the near-resonant region, causing measurement errors
[0005] 2) Replacing the measured frequency with the simulated frequency of the readout cavity requires the simulation model to be close to the real conditions. However, the automatic design of the readout cavity of the existing superconducting quantum chip can only export the project file. The project file is similar to a parameter record table, which only The geometry parameters of the meandering distribution of the CPW resonator o

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic design method and device of superconducting quantum chip readout cavity and storage medium
  • Automatic design method and device of superconducting quantum chip readout cavity and storage medium
  • Automatic design method and device of superconducting quantum chip readout cavity and storage medium

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment

[0042] (1) Template preset

[0043] The template is divided into a layout template and a simulation template. The layout template is used to draw the layout of the readout cavity and extract the coordinates. The main function of the simulation template is to determine the substrate material of the readout cavity to be simulated, so as to determine the metal layer and substrate of the readout cavity. The dielectric constant between them, so as to determine the impedance of the readout cavity; and the coordinates extracted from the layout template are migrated to the simulation model for remodeling. Depending on the selected substrate, the layout template will form a sapphire layout template and a high-resistance silicon layout template, and the corresponding preset CPW center conductor width to ground width ratios satisfy impedance matching respectively (can be determined in the layout template according to the materials in the simulation template automatically generate the def...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides an automatic design method and device for a superconducting quantum chip reading cavity and a storage medium. The method comprises the following steps: determining the length of a CPW resonator according to the initial design frequency of a readout cavity; configuring a layout template and a simulation template, wherein the layout template and the simulation template are used for configuring geometric figure coordinates and size parameters of the CPW resonator and reading modeling parameters and simulation parameters of the cavity; constructing a simulation model of the readout cavity with the interdigital capacitor structure based on the layout template and the simulation template, performing spectrum scanning analysis, and determining simulation frequency; in response to the situation that the difference value between the simulation frequency and the initial design frequency is larger than an iteration threshold value, the initial design frequency is adjusted with a preset frequency offset, and the layout template and the simulation template are updated; and performing iterative analysis based on the updated layout template and the simulation template, and outputting the current layout template in response to the condition that the difference value between the obtained simulation frequency and the initial design frequency is less than or equal to an iterative threshold value. According to the method, the simulation model can be quickly generated, and a more accurate read-out cavity layout can be obtained.

Description

technical field [0001] The invention relates to the field of simulation design, in particular to an automatic design method, device and storage medium for a readout chamber of a superconducting quantum chip. Background technique [0002] The superconducting quantum chip is the core device in the superconducting quantum computing hardware system. All qubits are integrated on the chip, and quantum logic gate operations are performed through microwave control to realize quantum computing. The key circuit components of a superconducting quantum chip include a Josephson junction and a readout cavity. The Josephson junction is used to encode qubits based on the quantum tunneling effect, and the readout cavity is a quarter-wavelength CPW (Coplanar waveguide , that is, coplanar waveguide) resonators for measuring the states of qubits in the dispersion limit. In the structure of the superconducting quantum chip, the short-circuit end of the readout cavity or a certain section in the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F30/17G06F30/20G06F111/12G06F111/20
CPCG06F30/17G06F30/20G06F2111/12G06F2111/20
Inventor 李红珍张新李辰姜金哲黄克强
Owner SUZHOU LANGCHAO INTELLIGENT TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products