Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same

a technology of tensile stress and silicon substrate, which is applied in the direction of semiconductors, semiconductor devices, electrical equipment, etc., can solve the problems of inapplicability to sti, insufficient activation annealing, and large number of problems to be solved, so as to improve carrier mobility and simplify manufacturing steps

Inactive Publication Date: 2005-06-14
RENESAS ELECTRONICS CORP
View PDF5 Cites 56 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0013]It is therefore an object of the present invention to provide a semiconductor device allowing improvement in carrier mobility by applying tensile stress only to a channel region of a desired MOS transistor, and allowing simplification of manufacturing steps. It is still an object of the present invention to provide a method of this semiconductor device.

Problems solved by technology

On the other hand, the strained silicon substrate encounters the problems as follows which result from use of SiGe as a substrate material: crystal defect and deterioration in surface roughness caused by SiGe, rise in substrate temperature due to low heat conductivity of SiGe, increase in short-channel effect in a p-channel MOS transistor covering band discontinuity at an interface between SiGe and Si, or the like.
Other problems involved therein associated with process steps include inapplicability to STI (shallow trench isolation) technique, or insufficient activation annealing, for example.
In view of this, for actually using the strained silicon substrate in LSIs, there remain a lot of problems to be solved.
As a result, a gate electrode of the nMOS transistor and that of the pMOS transistor cannot be provided in the same process step, causing complication of the manufacturing steps.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same
  • Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same
  • Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026]First Preferred Embodiment

[0027]The present inventors have found that when amorphous silicon including a large number of ions implanted therein undergoes thermal processing to form recrystallized polycrystalline silicon (polysilicon), volume expansion of silicon occurs. It has also been found that the amount of expansion of silicon is controlled largely by the mass number of ions implanted therein, and more particularly, that the amount of expansion increases as the mass number of implanted ions becomes larger (more specifically, 70 or more). It has been confirmed as well that the amount of expansion increases as the implant dose of ions increases.

[0028]FIGS. 1 through 9 illustrate steps of manufacturing a semiconductor device according to the first preferred embodiment of the present invention. In each one of FIGS. 1 through 9, the left half shows a region for forming an nMOS transistor (hereinafter called as an “nMOS region”), and the right half shows a region for forming a ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A gate insulating film (13) and a gate electrode (14) of non-single crystalline silicon for forming an nMOS transistor are provided on a silicon substrate (10). Using the gate electrode (14) as a mask, n-type dopants having a relatively large mass number (70 or more) such as As ions or Sb ions are implanted, to form a source/drain region of the nMOS transistor, whereby the gate electrode (14) is amorphized. Subsequently, a silicon oxide film (40) is provided to cover the gate electrode (14), at a temperature which is less than the one at which recrystallization of the gate electrode (14) occurs. Thereafter, thermal processing is performed at a temperature of about 1000° C., whereby high compressive residual stress is exerted on the gate electrode (14), and high tensile stress is applied to a channel region under the gate electrode (14). As a result, carrier mobility of the nMOS transistor is enhanced.

Description

BACKGROUND OF THE INVENTION[0001]1. Field of the Invention[0002]The present invention relates to a semiconductor including a MOS (metal oxide semiconductor) field effect transistor, and method of manufacturing the same.[0003]2. Description of the Background Art[0004]For a MOS field effect transistor (MOS transistor), increase in drain current as a driving current is one of the ways of improving characteristic of this MOS transistor. Carrier mobility is one of the determinants of drain current. The carrier mobility is virtually controlled by a substrate material, and therefore, it can hardly be changed. On the other hand, it has been found that scattering probability and effective mass of carriers are altered by the change in lattice spacing of substrate atoms, allowing change of carrier mobility.[0005]SiGe has wider lattice spacing than Si. In a substrate including SiGe and Si stacked thereon, the lattice spacing of the upper-layer Si is widened accordingly. The substrate including ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(United States)
IPC IPC(8): H01L21/70H01L21/8238H01L21/28H01L21/265H01L21/336H01L21/8234H01L27/088H01L27/092H01L29/423H01L29/49H01L29/78
CPCH01L21/26506H01L21/32155H01L21/823807H01L21/823814H01L21/823828H01L21/823842H01L27/1104H01L29/7842H01L29/7845H01L21/823412H01L29/66477H01L27/10844H01L29/665H10B12/01H10B10/12H01L29/78H10B10/18H10B12/09H10B12/30H10B12/50H01L29/4925H01L21/823418H01L21/823443H01L29/4933H01L21/823835H01L29/7848
Inventor SAYAMA, HIROKAZUOHTA, KAZUNOBUODA, HIDEKAZUSUGIHARA, KOUHEI
Owner RENESAS ELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products