Laterally diffused low on-resistance MOS devices

A low on-resistance, MOS device technology, applied in semiconductor devices, electrical components, circuits, etc., can solve the problems of reducing volume and large layout area, and achieve the effects of reducing power consumption, increasing design space, and increasing gate width

Active Publication Date: 2016-05-18
SUZHOU VOCATIONAL UNIV
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] With the development of device miniaturization, the existing LDMOS design occupies a large layout area, which is not conducive to its integration with other functional devices to further reduce the volume and expand the application range. Therefore, how to design a device that can effectively reduce the current Some LDMOS occupy the surface area of ​​the silicon wafer and can further improve the performance of the device, becoming a technical obstacle

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Laterally diffused low on-resistance MOS devices
  • Laterally diffused low on-resistance MOS devices
  • Laterally diffused low on-resistance MOS devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0019] Embodiment 1: A lateral diffusion type low on-resistance MOS device, comprising: a P-type well layer 2 and an N-type lightly doped layer 3 in a P-type substrate layer 1, the P-type well layer 2 and N Type lightly doped layers 3 are adjacent in the horizontal direction to form a PN junction, a source region 4 is located in the P-type well layer 2, a drain region 5 is located in the substrate layer 1, and is located in the source region A gate oxide layer 7 is provided above the P-type well layer 2 in the region between the region 4 and the N-type lightly doped layer 3, and a gate region 8 is provided above the gate oxide layer 7; the source region 4 and the N-type lightly doped layer At least two grooves 9 are opened between the impurity layers 3 and located on the upper part of the P-type well layer 2, and the groove 9 near the source region 4 has a smaller etching depth than the groove 9 near the N-type lightly doped layer 3. Etching depth, and the etching depth of the ...

Embodiment 2

[0024] Embodiment 2: A lateral diffusion type low on-resistance MOS device, comprising: a P-type well layer 2 and an N-type lightly doped layer 3 located in a P-type substrate layer 1, the P-type well layer 2 and N Type lightly doped layers 3 are adjacent in the horizontal direction to form a PN junction, a source region 4 is located in the P-type well layer 2, a drain region 5 is located in the substrate layer 1, and is located in the source region A gate oxide layer 7 is provided above the P-type well layer 2 in the region between the region 4 and the N-type lightly doped layer 3, and a gate region 8 is provided above the gate oxide layer 7; the source region 4 and the N-type lightly doped layer At least two grooves 9 are opened between the impurity layers 3 and located on the upper part of the P-type well layer 2, and the groove 9 near the source region 4 has a smaller etching depth than the groove 9 near the N-type lightly doped layer 3. Etching depth, and the etching depth...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a laterally diffused low on-resistance MOS device, comprising: a P-type well layer and an N-type lightly doped layer located in a P-type substrate layer, and a gate region is arranged above the gate oxide layer; At least two grooves are opened between the source region and the N-type lightly doped layer and on the upper part of the P-type well layer, and the etching depth of the groove near the source region is smaller than that of the groove near the N-type lightly doped layer The etch depth, and the etch depth of several grooves increases sequentially from the source region to the N-type lightly doped layer; the N-type lightly doped layer has a P-type lightly doped region, the P The lightly doped N-type region is located in the middle region of the N-type lightly doped layer in the horizontal direction, and the P-type lightly doped region is located in the middle region of the N-type lightly doped layer in the vertical direction. Through the above method, the present invention can improve the breakdown voltage, reduce the specific on-resistance of the device, improve the response time and frequency characteristics, optimize the overall performance, and reduce the volume.

Description

Technical field [0001] The invention relates to a MOS device, in particular to a lateral diffusion type low on-resistance MOS device. Background technique [0002] Metal oxide power MOS semiconductor devices, with the rapid development of the semiconductor industry, power electronics technology represented by high-power semiconductor devices have developed rapidly, and the application fields have been expanding, such as AC motor control and printer drive circuits. Among various power devices today, the laterally diffused MOS semiconductor device LDMOS has a high working voltage and a relatively simple process, so LDMOS has broad development prospects. In the design of LDMOS devices, breakdown voltage and on-resistance have always been the main goals that people pay attention to when designing such devices. The thickness of the epitaxial layer, the doping concentration, and the length of the drift region are the most important parameters of LDMOS. The breakdown voltage can be inc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/06
CPCH01L29/0634H01L29/1037H01L29/7835
Inventor 陈伟元
Owner SUZHOU VOCATIONAL UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products