Method for improving N-typed DiMOSFET channel mobility based on N-typed nanometer thin layer

A mobility, N-type technology, applied in the field of microelectronics, can solve the problems of reduced gate oxide reliability, affected device performance, rough contact interface, etc., to reduce trap charges, increase mobility, and reduce interface roughness. Effect

Active Publication Date: 2014-07-16
XIDIAN UNIV
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although this method improves the interface characteristics of the device to a certain extent, due to the secondary ion implantation of the channel member, the resulting SiC and SiO 2 The r

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for improving N-typed DiMOSFET channel mobility based on N-typed nanometer thin layer
  • Method for improving N-typed DiMOSFET channel mobility based on N-typed nanometer thin layer

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0035] Example 1

[0036] Step 1. In N + Epitaxial growth N on silicon carbide substrate - Drift layer.

[0037] To N + The silicon carbide substrate 2 is cleaned using RCA cleaning standards, and then epitaxially grown on the surface of the substrate to a thickness of 8μm, and the nitrogen ion doping concentration is 1×10 15 cm -3 Of N - Drift layer 3, such as figure 2 In step 1, the process conditions are: the epitaxy temperature is 1570°C, the pressure is 100 mbar, the reaction gas is silane and propane, the carrier gas is pure hydrogen, and the impurity source is liquid nitrogen.

[0038] Step 2. Multiple selective implantation of aluminum ions to form a P trap.

[0039] (2.1) Deposit a layer of SiO with a thickness of 0.2μm on the front surface of the silicon carbide wafer by low-pressure hot-wall chemical vapor deposition 2 Layer, and then deposit Al with a thickness of 1 μm as a barrier layer for ion implantation of the P well 4, and form the P well implantation area by photol...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a method for improving N-typed DiMOSFET channel mobility based on an N-typed nanometer thin layer, the mode of nitrogen injecting of conducting channel layer through injection forming is changed to the mode of nitrogen injecting of conducting channel layer through an N+ epitaxial layer a formed by extension on the basis of an existing ion injection technology. For an N-channel DiMOSFET device, the extension thickness ranges from 10 nm to 20 nm, the doping concentration ranges from 1*10<18> cm<-3> to 1*10<19>cm<-3>, then oxidation is conducted in a gate oxide technology, nitrogen ions are only contained in a gate oxide layer and a Sic interface, and dangling bonds on the surface are reduced. Compared with existing ion injection nitrogen, the epitaxial layer a is introduced, the problems of rough contact interface of SiC and SiO2, high lattice loss, low activation rate and the like due to the nitrogen injection technology are avoided, and the SiC DiMOSFET device which is high in electronic mobility, low in on-resistance and low in power consumption is obtained.

Description

technical field [0001] The invention belongs to the technical field of microelectronics and relates to a method for improving channel mobility of an N-type DiMOSFET based on N-type epitaxy. Background technique [0002] SiC has become one of the most advantageous semiconductor materials for manufacturing high-temperature, high-power electronic devices due to its excellent physical, chemical and electrical properties, and has a power device quality factor much greater than that of Si materials. The research and development of SiC power device MOSFET began in the 1990s. It has a series of advantages such as high input impedance, fast switching speed, high operating frequency, and high temperature and high pressure resistance. It has been used in switching regulated power supplies, high-frequency heating, automotive electronics and power amplifiers. and so on have been widely used. [0003] However, the current SiC power MOS devices SiC and SiO 2 The poor contact interface qu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/336
CPCH01L29/0603H01L29/66068
Inventor 宋庆文何艳静汤晓燕张艺蒙贾仁需吕红亮张玉明
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap