Array substrate, preparing method thereof and display device
A technology for array substrates and manufacturing methods, which is applied in the display field, can solve problems such as complex manufacturing steps of array substrates, lower product yields, and high alignment accuracy, and achieve improved alignment misalignment, excellent electrical performance, and small parasitic capacitance Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0043] An embodiment of the present invention provides a method for manufacturing an array substrate, and the method includes the following steps:
[0044] Step S11: sequentially form an active material layer, a gate insulating layer 204 and a metal thin film on the base substrate 201, and pattern the active material layer, gate insulating layer 204 and metal thin film through the first patterning process to form a The pattern of the source layer 203 and the pattern including the gate 205, the source 206, the drain 207, the gate line (not shown in the figure) and the data line (not shown in the figure), and the surrounding part of the gate 205 is exposed The gate insulating layer 204, the gate line or the data line is disconnected at the intersection of the gate line and the data line, such as figure 2 shown.
[0045] In this embodiment, the above step S11 may specifically include the following steps:
[0046] Step S111: sequentially forming an active material layer 501, a ...
Embodiment 2
[0114] This embodiment provides an array substrate, such as Figure 17As shown, the array substrate provided in this embodiment includes: an active layer 203 on the base substrate 201; a gate insulating layer 204 covering the active layer 203; Gate 205, source 206, drain 207, gate line and data line, gate line or data line are disconnected at the intersection of gate line and data line; cover gate 205, source 206, drain 207 , the passivation layer 301 of the gate line and the data line; the source contact hole, the drain contact hole and the bridge structure contact hole located inside the passivation layer 301 and the gate insulating layer 204, and the source contact hole exposes part of the source electrode 206 and part of the active layer 203, the drain contact hole exposes part of the drain electrode 207 and part of the active layer 203, and the bridge structure contact hole exposes part of the disconnected gate line or data line; the source located in the same film layer ...
Embodiment 3
[0130] Based on the second embodiment, this embodiment provides a display device, which includes the array substrate described in the second embodiment.
[0131] The display device provided in this embodiment can preferably be an OLED (Organic Light Emitting Diode, organic light emitting diode) display device, such as: AMOLED (Active Matrix Organic Light Emitting Diode, active matrix organic light emitting diode) display device; it can also be LCD (Liquid Crystal Display, liquid crystal display device), such as: IPS (In-Plane Switching, in-plane switching) type LCD, etc.
[0132] In the display device provided by this embodiment, the gate and the source and drain of the TFT are in the same film layer, so there is no parasitic capacitance between the gate and the source and drain, thereby improving the performance of the display device.
[0133] Moreover, since the array substrate of the display device in this embodiment can be fabricated using fewer patterning processes, the p...
PUM
Property | Measurement | Unit |
---|---|---|
thickness | aaaaa | aaaaa |
thickness | aaaaa | aaaaa |
thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com