Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Ferroelectric field-effect transistor and preparation method thereof

An electric field effect and transistor technology, which is applied in the field of ferroelectric field effect transistors and their preparation, can solve the problem that the performance of FeFET does not meet commercialization requirements, increases the cross-contamination between ferroelectric thin films and silicon integrated circuits, and the incompatibility of field effect transistor preparation processes, etc. problems, to achieve the effect of not easy leakage and breakdown, excellent ferroelectricity, and good compatibility

Active Publication Date: 2017-09-15
XIANGTAN UNIV
View PDF6 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the main problems of traditional ferroelectric memory are: (1) the storage density of FeRAM is low, and the current maximum capacity is 128Mbit; (2) it is not compatible with the silicon process platform; It contains highly chemically active heavy metal ions, and heavy metal ions are a fatal source of pollution that leads to the failure of integrated circuits; on the other hand, the preparation temperature of traditional ferroelectric thin films is high, which increases the difficulty of the process and increases the ferroelectric Cross Contamination of Thin Films and Silicon Integrated Circuits
This solution not only raises the development threshold of ferroelectric memory, but also increases the manufacturing cost of the chip
(3) The retention performance of FeFET did not meet the commercial requirements
However, PVDF is an organic material, which is not compatible with the existing field-effect transistor preparation process

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Ferroelectric field-effect transistor and preparation method thereof
  • Ferroelectric field-effect transistor and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0050] An embodiment of the ferroelectric field effect transistor of the present invention, a cross-sectional structure diagram of the ferroelectric field effect transistor described in this embodiment is shown in the attached figure 1 shown, including:

[0051] substrate1;

[0052] a source region 6 formed on the substrate 1;

[0053] a drain region 7 formed on the substrate 1 and separated from the source region 6;

[0054] an insulating layer 2 formed on the substrate 1 and between the source region 6 and the drain region 7;

[0055] A ferroelectric thin film layer 3 formed on the insulating layer 2;

[0056] A gate electrode 4 formed on the ferroelectric thin film layer 3;

[0057] a source electrode 5 formed on the source region 6;

[0058] as well as

[0059] A drain electrode 8 is formed on the drain region 7 .

[0060] Wherein, the ferroelectric thin film layer 3 is composed of a hafnium oxide-based material, and the hafnium oxide-based material is Zr-doped HfO ...

Embodiment 2

[0079] An embodiment of the ferroelectric field effect transistor of the present invention, a cross-sectional structure diagram of the ferroelectric field effect transistor described in this embodiment is shown in the attached figure 1 shown, including:

[0080] substrate1;

[0081] a source region 6 formed on the substrate 1;

[0082] a drain region 7 formed on the substrate 1 and separated from the source region 6;

[0083] an insulating layer 2 formed on the substrate 1 and between the source region 6 and the drain region 7;

[0084] A ferroelectric thin film layer 3 formed on the insulating layer 2;

[0085] A gate electrode 4 formed on the ferroelectric thin film layer 3;

[0086] a source electrode 5 formed on the source region 6;

[0087] as well as

[0088] A drain electrode 8 is formed on the drain region 7 .

[0089] Wherein, the ferroelectric thin film layer 3 is composed of a hafnium oxide-based material, and the hafnium oxide-based material is Si-doped HfO ...

Embodiment 3

[0108] An embodiment of the ferroelectric field effect transistor of the present invention, a cross-sectional structure diagram of the ferroelectric field effect transistor described in this embodiment is shown in the attached figure 1 shown, including:

[0109] substrate1;

[0110] a source region 6 formed on the substrate 1;

[0111] a drain region 7 formed on the substrate 1 and separated from the source region 6;

[0112] an insulating layer 2 formed on the substrate 1 and between the source region 6 and the drain region 7;

[0113] A ferroelectric thin film layer 3 formed on the insulating layer 2;

[0114] A gate electrode 4 formed on the ferroelectric thin film layer 3;

[0115] a source electrode 5 formed on the source region 6;

[0116] as well as

[0117] A drain electrode 8 is formed on the drain region 7 .

[0118] Wherein, the ferroelectric thin film layer 3 is composed of a hafnium oxide-based material, and the hafnium oxide-based material is Al-doped HfO 2...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a ferroelectric field-effect transistor, which comprises a substrate; a source electrode region formed on the substrate; a drain electrode region formed on the substrate and separated from the source electrode region; an insulation layer formed on the substrate and between the source electrode region and the drain electrode region; a ferroelectric film layer formed on the insulation layer; a gate electrode formed on the ferroelectric film layer; a source electrode formed on the source electrode region; and a drain electrode formed on the drain electrode region. By introducing a hafnium-oxide-based material to the transistor to serve as a gate medium material of the transistor, and HfN as the insulation layer, the transistor is allowed to be compatible with the existing silicon process in the preparation process, and can realize low power consumption, reduce leakage current and realize long-time retentivity; and the ferroelectric field-effect transistor can be widely applied to high-performance and low-power-consumption large-scale storage integrated circuits.

Description

technical field [0001] The invention relates to a transistor and a preparation method thereof, in particular to a ferroelectric field effect transistor and a preparation method thereof. Background technique [0002] The electronic information industry plays an extremely important role in expanding social employment, promoting economic growth, enhancing international competitiveness and maintaining national security. Memory, as the cornerstone of information computing and storage, shoulders the important task of information security in various countries. The new materials, new structures and new processes required for its development have always been listed as key development targets by various semiconductor powers. Ferroelectric memory is one of the most potential new types of memory. It uses ferroelectric film as a storage medium and is a non-volatile memory made by integrating microelectronics technology with semiconductors. Compared with traditional memory such as Flash,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/78H01L29/51H01L21/336
CPCH01L29/516H01L29/6684H01L29/78391
Inventor 廖敏肖文武周益春彭强祥钟向丽王金斌
Owner XIANGTAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products