BiCMOS optical transmitter driving circuit based on PAM4 modulation mode
A technology for optical transmitters and driving circuits, applied in electromagnetic transmitters, electrical components, electromagnetic wave transmission systems, etc., can solve the problem that the rate does not exceed 100Gb/s, and achieve improved data transmission rate, improved chip integration, and high cut-off The effect of frequency
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0043] The BiCMOS optical transmitter drive circuit based on the PAM4 modulation mode proposed by the present invention includes:
[0044] 1. Two input buffer stages provide the input impedance matching of the circuit;
[0045] 2. Two broadband amplifiers provide appropriate gain and increase bandwidth;
[0046] 3. A current mode logic (CML) adder superimposes two NRZ signals into one PAM4 signal to double the data transmission rate of a single channel;
[0047] 4. A broadband output buffer stage, while providing circuit output impedance matching, integrates two bandwidth expansion methods, effectively improving the bandwidth of the entire transmission path.
Embodiment 2
[0049] The present invention designs a PAM4 modulated high-speed optical transmitter drive circuit based on a BiCMOS process platform, realizes the synthesis of two NRZ signals and one PAM4 signal, and improves the data transmission rate under limited bandwidth.
[0050] figure 1 It is a schematic diagram of the structure of the PAM4 drive circuit. The two input signals are respectively buffered by the input buffer stage, and then amplified by the broadband amplifier. The amplified two NRZ signals are superimposed by a current mode logic (CML) adder to obtain a PAM4 signal. The PAM4 signal is buffered through the broadband output buffer stage, and the high-speed signal is output.
[0051] Described below figure 1 The specific realization form of key circuit modules in the structure diagram.
[0052] figure 2 Circuit diagram for the input buffer stage. The basic structure of the circuit is that of an improved common-emitter amplifier, V i+ and V i- connected to the inp...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


