Method of preparing ESD device, and ESD device
A technology of ESD devices and epitaxial layers, which is applied in the manufacture of electric solid-state devices, semiconductor devices, semiconductor/solid-state devices, etc., can solve the effect of reducing the leakage induction barrier, increase the leakage current of device leakage junction capacitance, and reduce the performance of semiconductor devices, etc. question
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0040] Example one
[0041] Figure 1~5 It is a schematic diagram of the flow structure of the method for preparing an ESD device in Embodiment 1 of the present application; Figure 1~5 As shown, this embodiment is based on the traditional preparation of MOS devices based on the preparation process of ESD devices, specifically:
[0042] Such as figure 1 As shown, a silicon substrate 11 prepared with a well region is provided, and a gate stack structure 13 (gate stack after well) is prepared on the silicon substrate 11; the gate stack structure 13 may be prepared based on a conventional MOS device The high-k metal gate structure (HKMG) prepared by the process includes a gate oxide layer 131, a metal gate 132, a low-resistance layer 133 and sidewall spacers 134, and the gate oxide layer 131 covers a part of the upper surface of the silicon substrate 11. The gate 132 covers the upper surface of the gate oxide layer 131, the low resistance layer 133 covers the upper surface of the metal...
Example Embodiment
[0050] Example two
[0051] Image 6 It is a schematic diagram of the structure of the ESD device in the second embodiment of the present application; the ESD device in this embodiment can be formed on the basis of the method for preparing the ESD device in the above embodiment 1, specifically:
[0052] Such as figure 2 As shown, on the silicon substrate 21 forming the active / drain regions 211, a gate stack structure 22 is provided. The gate stack structure 22 may be a high-k metal gate structure (HKMG) prepared based on a traditional MOS device manufacturing process. ), which specifically includes a gate oxide layer 221, a metal gate 222, a low-resistance layer 223, and sidewall spacers 224, and the gate oxide layer 221 covers part of the upper surface of the silicon substrate 21, and the metal gate 222 covers the upper surface of the gate oxide layer 221 On the surface, the low-resistance layer 223 covers the upper surface of the metal gate 222, and the sidewall spacer 224 is lo...
PUM
Property | Measurement | Unit |
---|---|---|
Depth | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap