Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-reliability lateral double-diffusion metal oxide semiconductor tube

A technology of lateral double diffusion and semiconductor tube, which is applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve the problems of device performance parameter degradation, high carrier impact ionization rate, and increased manufacturing cost, so as to reduce the aggregation of power lines, The effect of reducing the peak value of the impact ionization rate and reducing the on-resistance

Inactive Publication Date: 2016-11-16
SOUTHEAST UNIV
View PDF4 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, since the thickness of the gate oxide layer of the lateral double-diffused metal oxide semiconductor transistor is usually one-tenth or even less than the thickness of the field oxide layer, the junction of the gate oxide layer and the field oxide layer is often the most serious area where the electric force lines on the surface of the device gather. The area has a higher electric field intensity, so it is easier to form hot carriers, so that the impact ionization rate of carriers in this area is very high, which is the area where the hot carrier effect is the most serious, and it is also the area that affects the degradation of device performance parameters. most important area
At present, methods such as stepped field oxide layer have been used to reduce the hot carrier effect at the junction of the gate oxide layer and the field oxide layer, but usually need to add an additional mask or implantation steps, so there is a cost in the manufacturing process. increased by

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-reliability lateral double-diffusion metal oxide semiconductor tube
  • High-reliability lateral double-diffusion metal oxide semiconductor tube
  • High-reliability lateral double-diffusion metal oxide semiconductor tube

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] Combine below figure 2 , explain the present invention in detail, a kind of high-reliability lateral double-diffused metal oxide semiconductor tube, comprises: N-type substrate 1, is provided with P-type epitaxial layer 2 on N-type substrate 1, on P-type epitaxial layer 2 is provided with a P-type body region 3 and an N-type drift region 6, and an N-type source region 4 and a P-type body contact region 5 are arranged in the P-type body region 3, and an N-type body region 6 is arranged in the N-type drift region 6. The buffer layer 7 is provided with an N-type drain region 8 in the N-type buffer layer 7, and a field oxide layer 12 is arranged on the surface of the N-type drift region 6, and a boundary of the field oxide layer 12 extends to the boundary of the N-type drain region 8 A gate oxide layer 9 is provided on the surface of the P-type body region 3, one end of the gate oxide layer 9 is opposed to one end of the N-type source region 4, and the other end of the gat...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Widthaaaaaaaaaa
Login to View More

Abstract

A high-reliability lateral double-diffused metal oxide semiconductor tube, comprising: an N-type substrate, a P-type epitaxial layer is arranged on the N-type substrate, and a P-type body region and an N-type body region are arranged inside the P-type epitaxial layer. In the P-type body region, an N-type source region and a P-type body contact region are arranged, an N-type buffer layer is arranged in the N-type drift region, and an N-type drain region is arranged in the N-type buffer layer. The surface of the P-type epitaxial layer is provided with a gate oxide layer and a field oxide layer, and a polysilicon gate is provided on the surface of the gate oxide layer and extends to the upper surface of the field oxide layer. The structure that can reduce the hot carrier effect is composed of multiple The trench array formed by the trench is located in the field oxide layer region under the polysilicon gate, and the trench array is filled with polysilicon and connected with the polysilicon gate. The introduced groove array can effectively reduce the impact ionization peak at the junction of the gate oxide layer and the field oxide layer, reduce the hot carrier degradation of the device, and improve the reliability of the device.

Description

technical field [0001] The invention mainly relates to the reliability field of high-voltage power semiconductor devices, specifically a high-reliability lateral double-diffusion metal oxide semiconductor tube, which is suitable for improving the lateral double-diffusion technology prepared by using Bipolar, CMOS, and DMOS (BCD) techniques. The working life of metal oxide semiconductor tubes. Background technique [0002] With the increasing demand for energy saving, the performance of high-voltage power integrated circuit products has received more and more attention, and the reliability of devices has also attracted more and more attention from circuit design engineers. The hot carrier effect is a very important reliability problem, and it is also one of the main factors affecting the working life of the device. At present, while continuously reducing the feature size of the process, it is also required that the device can work at a higher operating voltage, so the requir...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/78
CPCH01L29/7825
Inventor 刘斯扬任晓飞李秀军叶然方云超孙伟锋陆生礼时龙兴
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products