A radio frequency microsystem with electromagnetic shielding function and its forming process
A molding process and micro-system technology, applied in the direction of circuits, electrical components, electrical solid devices, etc., can solve the problems of complex TSV production process, large specific gravity, long production cycle, etc., and achieve the effect of shortening the production cycle
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0039] Embodiment 1, with reference to attached Figure 1-3 .
[0040] Such as image 3 As shown, a radio frequency microsystem with electromagnetic shielding function includes a base wafer 101 and an interconnect wafer 201, and the base wafer 101 and the interconnect wafer 201 are bonded together through a wafer-level packaging process.
[0041] Such as figure 1 As shown, an insulating layer 103 is provided on the upper surface of the base wafer 101 , and a metal post 102 is provided on the upper surface of the base wafer 101 , and the metal post 102 penetrates the insulating layer 103 and is fixedly connected to the base wafer 101 .
[0042] Such as figure 2 As shown, an interconnection groove 203 is provided on the surface of the interconnection wafer 201, a TSV hole 202 capable of penetrating the interconnection wafer 201 is provided in the interconnection wafer 201, and a TSV hole 202 for connecting chips or functions is provided on the surface of the interconnection ...
Embodiment 2
[0045] Embodiment 2, with reference to attached Figure 4-5 .
[0046] Such as Figure 5 As shown, a radio frequency microsystem with electromagnetic shielding function includes an interconnection wafer 201 and a cover wafer 301, and the interconnection wafer 201 and the cover wafer 301 are bonded together through a wafer-level packaging process.
[0047] Interconnection grooves 203 are provided on the surface of the interconnection wafer 201, TSV holes 202 that do not penetrate the interconnection wafer 201 are provided in the interconnection wafer 201, or TSVs that penetrate the interconnection wafer 201 are provided in the interconnection wafer 201 Holes 202 are then provided on the bottom of the interconnect wafer 201 with the backplane wafer 101 as a bottom cover.
[0048] RDL pads 204 for connecting chips or functional chips are provided on the surface of the interconnection wafer 201 .
[0049] Such as Figure 4 As shown, the upper surface of the cover wafer 301 is ...
Embodiment 3
[0051] Embodiment 3, with reference to attached Figure 1-3 .
[0052] This example is a molding process that can be used to prepare the system of Example 1.
[0053] The molding process of this embodiment specifically includes the following steps:
[0054] (1) Fabrication of the base wafer 101: choose a wafer with a diameter of 4, 6, 8, and 12 inches, a thickness ranging from 200 μm to 2000 μm, and an organic or inorganic material as the base wafer, and the material of the organic or inorganic wafer One or more of glass, quartz, silicon carbide, aluminum oxide, epoxy resin, and polyurethane, and a base insulating layer made of silicon oxide or silicon nitride is deposited on the surface of the base wafer, and the thickness of the base insulating layer is within 10nm to 1000 μm.
[0055] (2) Fabrication of metal pillars 102: the metal pillars are manufactured by electroplating process, the height of the metal pillars ranges from 10nm to 1000μm, the metal pillars include at ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


