GaN-based double-layer passivation groove gate enhanced MIS-HEMT device and preparation method thereof
A MIS-HEMT, enhanced technology, applied in GaN-based double-layer passivated groove gate enhanced MIS-HEMT device and its preparation field, can solve the problems of effect increase, current collapse, gate electrode leakage, etc., and achieve interface state Effects of low defect density, small PBTI effect, and stable threshold voltage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0048] See figure 1 , figure 1 It is a schematic structural diagram of a GaN-based double-layer passivation groove gate enhanced MIS-HEMT device provided by an embodiment of the present invention. The device includes a substrate 1 , a nucleation layer 2 , a buffer layer 3 , a channel layer 4 and a barrier layer 6 arranged in sequence from bottom to top, wherein first isolation regions 5 are respectively provided on both sides of the barrier layer 6 and the second isolation region 11, the first isolation region 5 and the second isolation region 11 extend from the upper surface of the barrier layer 6 to the upper surface of the buffer layer 3; the inner sides of the first isolation region 5 and the second isolation region 11 are respectively provided There are a drain electrode 7 and a source electrode 9, at least a part of the drain electrode 7 and at least a part of the source electrode 9 are embedded in the barrier layer 6, and the lower surfaces of the drain electrode 7 and...
Embodiment 2
[0056] On the basis of the first embodiment, this embodiment provides a preparation method of a GaN-based double-layer passivation groove gate enhancement type MIS-HEMT device, please refer to figure 2 , Figures 3a to 3g , the preparation method includes:
[0057] S1: Select a substrate and sequentially grow a nucleation layer, a buffer layer, a channel layer and a barrier layer on the substrate.
[0058] choose n + - GaN, Si, SiC or sapphire substrate 1, and perform plasma cleaning and surface pretreatment on the surface of the substrate 1 to keep the surface of the substrate clean; AlN nucleation layer 2, AlGaN buffer layer 3 with a thickness of 200-8000 nm, intrinsic GaN channel layer 4 with a thickness of 50-500 nm, Al with a thickness of 10-30 nm x Ga 1-x N barrier layer 6, where x=0.1˜0.5, such as Figure 3a shown.
[0059] S2: performing ion implantation on both sides of the barrier layer to form a first isolation region and a second isolation region extending t...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


