Maskless etch-back method applicable to selective emitter solar cell
A solar cell and emitter technology, applied in circuits, electrical components, climate sustainability, etc., can solve problems such as increasing the cost of equipment and consumables, and achieve the goal of improving short-wave photon response, improving battery performance, and improving surface passivation quality. Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Examples
Embodiment 1
[0028] The silicon wafer used is a p-type single crystal silicon wafer of 156×156mm2.
[0029] Put the silicon chip into the NaOH solution, the weight percentage of NaOH is 30%, and add H into the solution 2 o 2 , H 2 o 2 The volume percentage is 10%, heated to 70°C, and the reaction time is controlled to ensure that the thickness of single-sided damage is 8-10 μm.
[0030] Put the silicon wafer into the oxidation furnace, and use the steam oxidation method to form 20-30nm thick SiO on the surface of the silicon wafer 2 layer.
[0031] The method of screen printing is used to screen-print the corrosive slurry on the silicon oxide wafer according to the pattern of the metal grid line, the width is 300-400um, and the slurry is cleaned after corroding the pattern.
[0032] Put the above-treated silicon wafer into a diffusion furnace for diffusion. After diffusion, the square resistance of the etched pattern area is 30-40Ω / sqr, and that of other areas is 70-80Ω / sqr.
[0033]...
Embodiment 2
[0036] The silicon wafer used is a p-type polysilicon wafer of 156×156mm2, and the damaged layer is removed.
[0037] Select the mixed solution of HF and HNO3, the volume percentage of the mixed solution is 60%, the volume ratio of HF and HNO3 is 1:3.5, the temperature is 7°C when removing the mechanical damage layer, and the reaction time is controlled to ensure that the thickness of the single-sided damage is 6 -7 μm.
[0038] Put the above-treated silicon wafer into a diffusion furnace for diffusion, and the resistance after diffusion is 50-60Ω / sqr. Use a 532nm laser to partially melt the phospho-silicate glass on the diffused silicon wafer according to the pattern of the metal grid lines to form a part of the metal grid lines with a square resistance of 30-40Ω / sqr and a grid line width of 300-400um. Put the above treated silicon wafer into hydrofluoric acid solution to remove the surface phosphosilicate glass, and etch to remove the back junction.
[0039] After that, pu...
Embodiment 3
[0043] A p-type quasi-single crystal silicon wafer of 156×156mm2 is adopted, and the (100) grain area accounts for about 90% of the entire silicon wafer.
[0044] Put the silicon wafer into the NaOH solution, the weight percentage of NaOH is 30%, add H2O2 into the solution, the volume percentage of H2O2 is 10%, heat to 70°C, control the reaction time to ensure that the thickness of one side is 8-10μm.
[0045] Phosphorus paste or silicon ink is screen-printed on the surface of the silicon wafer according to the pattern of the metal grid line, and the line width is 200-300um. Diffusion is carried out in a diffusion furnace. After diffusion, the square resistance of the metal grid line area is 30-40Ω / sqr, and the square resistance of other areas 70-80Ω / sqr.
[0046] Put the above treated silicon wafer into a mixed solution of hydrofluoric acid and nitric acid for etching back. The ratio of hydrofluoric acid and nitric acid is 1:5. 120Ω / sqr.
[0047] A silicon nitride film is f...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com