Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Junction-modulated type tunneling field effect transistor and manufacturing method thereof

A tunneling field effect and transistor technology, which is applied in the manufacture of diodes, semiconductor devices, semiconductor/solid-state devices, etc., can solve the problems of TFET subthreshold slope degradation, limit the application of TFET devices, and the electric field at the tunnel junction is not large enough, etc., to achieve Effects of reduced subthreshold slope, narrow tunneling barrier width, and suppression of bipolar conduction effects

Active Publication Date: 2014-02-19
PEKING UNIV
View PDF6 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

TFET has many excellent characteristics such as low leakage current, low subthreshold slope, low operating voltage, and low power consumption. However, due to the limitation of source junction tunneling probability and tunneling area, TFET faces the problem of small on-state current, far It is not as good as traditional MOSFET devices, which greatly limits the application of TFET devices
In addition, TFET devices with a steep subthreshold slope are also difficult to realize experimentally, because it is difficult to achieve a steep doping concentration gradient at the source junction so that the electric field at the tunnel junction is not large enough when the device is turned on. This causes the subthreshold slope of the TFET to degrade from the theoretical value

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Junction-modulated type tunneling field effect transistor and manufacturing method thereof
  • Junction-modulated type tunneling field effect transistor and manufacturing method thereof
  • Junction-modulated type tunneling field effect transistor and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] The present invention will be further described below by example. It should be noted that the purpose of the disclosed embodiments is to help further understand the present invention, but those skilled in the art can understand that various replacements and modifications are possible without departing from the spirit and scope of the present invention and the appended claims of. Therefore, the present invention should not be limited to the content disclosed in the embodiments, and the protection scope of the present invention is subject to the scope defined in the claims.

[0039] A specific example of the preparation method of the present invention includes Fig. 2 to Figure 7 Process steps shown:

[0040] 1. Deposit a hard mask layer 3 on a bulk silicon wafer silicon substrate 1 with a crystal orientation of (100), and the hard mask layer is Si 3 N 4 , the thickness is 300nm, and the doping concentration of the substrate is lightly doped; then photolithography is ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a junction-modulated type tunneling field effect transistor and a manufacturing method of the junction-modulated type tunneling field effect transistor, and belongs to the field of field effect transistor logic devices and circuits in CMOS ultra large scale integration (ULSI) circuits. According to the junction-modulated type tunneling field effect transistor, a PN junction provided by a highly-doped source region enclosed on three sides in a vertical channel region is utilized so that the channel region can be effectively used up, a surface channel energy band below a grid can be increased, a device can obtain a steeper energy band and a smaller tunneling barrier width compared with a traditional TFET when subjected to band-band tunneling, the effect of a steep tunnel junction doping density gradient is achieved equivalently, as a result, the subthreshold property of the traditional TFET is improved substantially, and breakover currents of the device are increased at the same time. According to the junction-modulated type tunneling field effect transistor and the manufacturing method of the junction-modulated type tunneling field effect transistor, under the condition that the junction-modulated type tunneling field effect transistor is compatible with an existing CMOS process, the bipolar breakover effect of the device is restrained effectively, parasitic tunneling currents at corners of a source junction with a small size also can be restrained, and the effect of steep source junction doping density can be achieved equivalently.

Description

technical field [0001] The invention belongs to the field of field effect transistor logic devices and circuits in CMOS ultra large integrated circuits (ULSI), and in particular relates to a junction modulation type tunneling field effect transistor and a preparation method thereof. Background technique [0002] Driven by Moore's Law, the feature size of traditional MOSFETs has been shrinking, and now it has entered the nanometer scale. As a result, the negative effects of short-channel effects on devices have become more serious. The leakage-induced barrier reduction, band-band tunneling and other effects make the off-state leakage current of the device continuously increase. At the same time, the sub-threshold slope of the traditional MOSFET is limited by the thermoelectric potential and cannot be reduced synchronously with the shrinking of the device size, thus increasing device power consumption. The power consumption problem has become the most severe problem limiting ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L29/78H01L29/06
CPCH01L29/0603H01L29/66356H01L29/7391H01L29/0657H01L29/0676H01L29/1033H01L21/266H01L21/3065H01L21/3085H01L21/324H01L29/0847H01L29/36H01L29/66666H01L29/66977H01L29/7827
Inventor 黄如黄芊芊吴春蕾王佳鑫詹瞻王阳元
Owner PEKING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products