Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for manufacturing field cut-off type insulated gate bipolar transistor

A technology of bipolar transistors and insulated gates, applied in transistors, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of deep impurity advancement, difficulty in thinning thickness, and unsatisfactory concentration distribution

Inactive Publication Date: 2015-01-21
CSMC TECH FAB1
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Due to the protection of the front structure, the annealing temperature should not be too high. At this time, the impurity activation rate is very low, which affects the device performance.
Moreover, the ion implantation method on the back side cannot push the impurities into the deep layer, and can only obtain a thinner FS layer on the back side, which will affect the performance of the device.
There is also a method of forming a field stop layer by long-term diffusion and well pushing, and then epitaxially growing a voltage-resistant layer, but this method has a long production cycle, unsatisfactory concentration distribution, large concentration gradient, and difficulty in controlling the thinning thickness
Moreover, the above-mentioned backside ion implantation and laser annealing processes also require relatively expensive high-energy ion implantation equipment and laser annealing equipment, and the development cost is relatively large.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for manufacturing field cut-off type insulated gate bipolar transistor
  • Method for manufacturing field cut-off type insulated gate bipolar transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The specific implementation manners of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0031] figure 1 It is a flowchart of an embodiment of the present invention, including:

[0032] Step S110: providing a substrate.

[0033] Choose a suitable type of substrate, either P-type or N-type. Because the substrate will eventually be thinned and eliminated, the selection is relatively free, and a lower-cost substrate can be selected. The substrate resistivity depends on the requirements of different IGBT products, the resistivity ranges from 0.001 to 200 ohm·m, and the substrate thickness ranges from 100 to 1000 microns.

[0034] Step S120: epitaxially growing a heavily doped N-type epitaxial layer (N+) on the front side of the substrate as a field stop layer.

[0035] Vapor phase epitaxy is used to epitaxially grow a heavily doped N-type epitaxial layer as a field stop layer. The thickness and resistivity of the fi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a preparation method of a field cut-off type insulated gate bipolar transistor. The method comprises the following steps: taking a heavy doped N-type epitaxial layer formed through epitaxial growth on a substrate as a field cut-off layer, injecting N-type impurities into the field cut-off layer, taking a light doped N-type epitaxial layer formed through epitaxial growth as a voltage-withstanding layer, performing a conventional frontage process, preforming a back thinning process, injecting P-type impurities into the back and annealing to form a P-type collector region, and then performing a conventional back metallizing process. Through the adoption of the method disclosed by the invention, the production period is short, expensive high-energy ion injection equipment and laser annealing equipment are unnecessary, the cut-off layer thickness and the impurity concentration can be controlled according to device demand; the difficulty of the thinning process is reduced, the device performance is improved, and the process difficulty is reduced. The substrate selection is more free, and substrates in low costs can be selected.

Description

technical field [0001] The invention relates to the technical field of semiconductor devices, in particular to a preparation method of a field stop type insulated gate bipolar transistor. Background technique [0002] Insulated Gate Bipolar Transistor (Insulated Gate Bipolar Transistor, IGBT) is a new type of composite device that combines the advantages of power field effect transistors and power transistors. The transistor's low saturation voltage characteristics and the ability to easily realize a large current not only have the advantages of high input impedance, fast working speed, good thermal stability and simple driving circuit, but also have low on-state voltage, high withstand voltage and large current. The advantages, which make IGBT become a particularly attractive power electronics drive device in the field of power electronics in recent years, and have been more and more widely used. [0003] The development of IGBT has mainly experienced three types: punch-th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/331
CPCH01L29/66333
Inventor 王万礼王根毅芮强黄璇
Owner CSMC TECH FAB1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products