Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS technology and manufacturing method thereof

A heterojunction and process technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as lower product yield, epitaxial layer cracking, CMOS process line pollution, etc., to avoid pollution and improve device performance. performance, the effect of lowering the process temperature

Pending Publication Date: 2018-04-20
SOUTH CHINA UNIV OF TECH
View PDF0 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Then, several factors limit the processing of HEMT devices in CMOS process lines: 1. The gold contact metal used in the ohmic and Schottky contact processes of conventional HEMT devices causes Au to pollute the CMOS process line; 2. Conventional HEMT devices The ohmic process temperature is high, which causes Ga to pollute the CMOS process line, and at the same time, the high temperature cracks the AlGaN / GaN epitaxial layer on the large-size silicon substrate, reducing the product yield

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS technology and manufacturing method thereof
  • AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS technology and manufacturing method thereof
  • AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS technology and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] The specific implementation of the present invention will be further described below in conjunction with drawings and examples, but the implementation and protection of the present invention are not limited thereto. It can be realized with reference to the prior art.

[0037] refer to figure 1 , an AlGaN / GaN heterojunction HEMT device compatible with Si-CMOS technology and its manufacturing method, the device includes: AlGaN / GaN heterojunction epitaxial layer 1, passivation layer 2, gate dielectric layer 3, gold-free gate electrode 4. No gold source and drain electrodes5. The AlGaN / GaN heterojunction epitaxial layer sequentially includes a substrate 6, a nitride nucleation layer 7, a nitride buffer layer 8, a GaN channel layer 9, an AlGaN intrinsic barrier layer 10, and an AlGaN heavily doped layer from bottom to top. Miscellaneous layer 11.

[0038] The substrate 6 of the AlGaN / GaN heterojunction epitaxial layer 1 is made of silicon, the nitride nucleation layer 7 i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses an AlGaN / GaN heterojunction HEMT device compatible with the Si-CMOS technology and a manufacturing method thereof. The device comprises an AlGaN / GaN heterojunction epitaxial layer, a passivation layer, a gate dielectric layer, a no-gold gate electrode and a no-gold source and drain electrode. The AlGaN / GaN heterojunction epitaxial layer comprises a substrate, a nitride nucleating layer, a nitride buffer layer, a GaN channel layer, an AlGaN intrinsic barrier layer and an AlGaN heavily doped layer which are arranged from the bottom to the top in turn. The AlGaN heavily doped layer generates charges through the ionized donor to compensate the surface acceptor level of the semiconductor to suppress current collapse and forms ohmic contact with the electrodes through lowtemperature annealing. The no-gold electrodes avoid pollution of Au to the Si-CMOS process line. Current collapse of the HEMT device can be effectively suppressed, the device performance can be enhanced, the process temperature can be reduced and the process flow can be simplified by using double AlGaN layers in the AlGaN / GaN heterojunction through combination of the no-gold electrode process andthe low temperature ohm process so that the technical bottleneck of compatibility of the AlGaN / GaN heterojunction HEMT and the Si-CMOS process can be solved and the manufacturing cost of the AlGaN / GaN heterojunction HEMT can be reduced.

Description

technical field [0001] The invention belongs to the technical field of semiconductor devices, and in particular relates to a method for manufacturing an AlGaN / GaN heterojunction HEMT device compatible with a Si-CMOS process, which can be used in the fields of power electronics, microwave communication, and the like. Background technique [0002] With the development of modern weaponry and aerospace, nuclear energy, communication technology, automotive electronics, and switching power supplies, higher requirements are placed on the performance of semiconductor devices. As a typical representative of wide bandgap semiconductor materials, GaN-based materials have the characteristics of large bandgap width, high electron saturation drift velocity, high critical breakdown field strength, high thermal conductivity, good stability, corrosion resistance, and radiation resistance. Used in the production of high temperature, high frequency and high power electronic devices. In additi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/778H01L29/20H01L21/335
CPCH01L29/2003H01L29/66462H01L29/7786H01L29/513H01L29/36H01L29/7787
Inventor 王洪周泉斌李祈昕
Owner SOUTH CHINA UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products