A plasma activated doping device

A plasma and semiconductor technology, applied in the field of semiconductor doping, can solve the problems of inability to meet the requirements of bombardment intensity, failure to achieve doping purposes, contamination of semiconductor samples, etc., and achieve short doping treatment time and no etching effect. , the effect of reducing contamination

Active Publication Date: 2019-09-13
BEIJING NAURA MICROELECTRONICS EQUIP CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

These ions or atoms that we do not want to be doped are not only of various types, but also may far exceed the required doping ions or atoms in quantity, not only failing to achieve the original doping purpose, but also causing serious contamination of the semiconductor sample.
2. There is only one plasma source and one sample stage in general plasma equipment
A single sample stage cannot meet the requirements of separately controlling the plasma bombardment intensity of solid dopant source and doped semiconductor
3. There is generally no temperature control on the sample stage where the doped semiconductor is placed, and the temperature of the doped semiconductor sample will generally increase with the continuation of the doping process, so the guarantee of non-high temperature doping may be destroyed
At the same time, it is impossible to adjust the doping depth by changing the sample temperature in the allowable temperature range (for example, 0-300 °C).

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A plasma activated doping device
  • A plasma activated doping device
  • A plasma activated doping device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] Embodiment 1: Au-doped Si semiconductor wafer at room temperature

[0028] The surface of the doped semiconductor table 2 is covered with a Si wafer (semiconductor wafer 4 for masking) and fixed with a tungsten needle, and the 10mm×10mm doped Si sample is also fixed on the surface of the Si wafer for masking with a tungsten needle, and is held by the doped semiconductor table 2. At room temperature, the distance from the plasma source is 150 mm. The surface of the plasma coupling window 12 is covered with a Si high-resistance sheet (impurity source platform 11 ) of the same diameter, on which Au foil is placed as a dopant source. The vacuum chamber 7 was filled with He gas, the flow rate was 22 sccm, the pressure was controlled between 3E-2Pa and 6E-2Pa, the output power of the excitation RF power supply of the plasma generation unit was set to 750W, and the duration of diffusion doping was 2min. figure 2 The impurity Au concentration distribution along the depth dire...

Embodiment 2

[0029] Embodiment 2: room temperature GaAs semiconductor wafer doped with Cr, Mn, Al and Sn

[0030] The surface of the doped semiconductor table 2 is covered with a GaAs wafer (semiconductor wafer 4 for masking) and fixed with tungsten needles, and the 10mm×10mm doped n-type GaAs sample is also fixed on the surface of the covered GaAs wafer with tungsten needles, and the plasma coupling window The surface of 12 is covered with a GaAs high-resistance sheet (impurity source platform 11) with the same diameter and size, on which flaky or granular Cr, Mn, Al and Sn are placed as doping sources. Other doping conditions are the same as Example 1. image 3 The impurity concentration distribution along the depth direction of GaAs sheet doped with Cr, Mn, Al and Sn measured by secondary ion mass spectrometry. The diffusion depth of Cr, Mn, Al and Sn is about 20nm, and the diffusion coefficients obtained by fitting the residual error function are 2.3E-15, 3.0E-15, 4.3E-15 and 3.7E-15c...

Embodiment 3

[0031] Embodiment 3: Room temperature GaN semiconductor wafer doped with Si, Mg and Ca

[0032] The surface of the doped semiconductor table 2 is covered on the GaN wafer grown by MOCVD on the sapphire substrate (semiconductor wafer 4 for masking), fixed with tungsten needles, and the doped GaN sample is also fixed on the surface of the GaN wafer for covering with tungsten needles, The surface of the plasma coupling window 12 is covered with a GaN wafer (impurity source platform 11) also grown by MOCVD on the sapphire substrate, the diameter of which is the same as that of the plasma coupling window 12, and Si wafers, Mg and Ca particles are placed on it as dopant sources. Other doping experimental conditions are the same as in Example 1. Figure 4 The impurity concentration distribution along the depth direction of GaN flake doped with Si, Mg and Ca measured by secondary ion mass spectrometry. The diffusion depths of Si, Mg, and Ca are 20, 10, and 7 nm, respectively, and the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a plasma activation doping device, which realizes doping of semiconducting materials or devices under a 0-300 DEG C non-high temperature. The plasma activation doping device comprises a vacuum cavity and a plasma generation unit. A plasma coupling window is arranged on the bottom surface, and an impurity source bench is arranged on the plasma coupling window; a doped semiconductor bench is arranged on the top portion of the cavity; the bench surfaces of the doped semiconductor bench and the impurity source bench are covering semiconductor wafers in the same material with a doped semiconductor wafer; a metal liner is arranged close to the inner wall of the vacuum cavity; the metal liner is insulated from the cavity wall, and a positive bias voltage, which is smallerthan or equal to 200 V, is applied to the metal liner; and the temperature of the doped semiconductor bench is controlled within the range of 0-300 DEG C. The device can carry out doping on the semiconductor material or device under the non-high temperature condition, so that high-temperature processing and high-energy particle bombardment are not involved, damage is little, process is simple, time is short, efficiency is high, pollution can be eliminated or greatly reduced, and one-time completion of doping of a plurality of impurities is realized.

Description

technical field [0001] The invention relates to semiconductor doping technology, in particular to a device for doping semiconductor materials or devices at a non-high temperature of 0-300°C by using plasma to activate impurity diffusion. Background technique [0002] The doping process is to add a controllable amount of required impurities into a specific area near the surface of a semiconductor material or device, thereby changing the physical and chemical properties of the semiconductor material or device. The semiconductor can be an inorganic semiconductor, an organic semiconductor or an organic-inorganic hybrid semiconductor. Using the doping process, the source and drain regions of PN junctions and field effect transistors can be made, and the ohmic contact between metals and semiconductors can also be greatly improved. There are two main types of impurities doped into semiconductors: the first type is shallow acceptor impurities or donor impurities that can determine ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01J37/32
Inventor 徐万劲秦国刚肖池阶侯瑞祥杨肖易李艳平
Owner BEIJING NAURA MICROELECTRONICS EQUIP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products